



# IFI CAN\_FD IP (Flexible Data-Rate)

### User Guide

### see also IFI\_CANFD\_regs.pdf for register description

Core Version:	0x09115B15
Document Version:	2.1
Document Date:	12. 2017

### **Important Notes**

- In April 2012 BOSCH released the revision 1.0 of the CAN FD standard
  - for flexible Data Rate
- In 2014 this standard was converted to ISO 11898-1
- For improving the residual error-rate there are a few changes included into the ISO standard, which make both versions incompatible to one another The older standard is called non-ISO, the newer ISO
- To give our customers the possibility to switch between both standards we organized the registers in a way that
  - customers can use the old register map for the (old) BOSCH standard called "non-ISO" and
  - the new register map for the new "ISO" standard (signed with § in this document)
- To switch between both standards customers have to set or clear the ena\_ISO bit in the CMD register
  - ! before ! writing all the control words
- In February 2015 we added a new Configuration Bit Bit 26, so customers can switch the Bittiming independend from the ena\_ISO bit
- ALTERA® is now part of Intel®, so references to Altera in this document should be read as references to Intel
- The IFI CAN-FD IP-core revision 0x09115B15

passed the ISO CAN conformance tests on December 13th, 2017

According to "ISO 16845-1:2016 Road vehicles - Controller area network (CAN) - Conformance test plan" and C&S enhancement/corrections according to "CAN CONFORMANCE TESTING Test Specification C&S Version r3d08"



# Contents

- Overview
- Installation
- Integrating the core using SOPC Builder
- Integrating the core using QSYS Interconnection
- Reference Designs
- Using the Core without Nios/SOPC/QSYS
- License Agreement



# **Overview**

- Block Diagram
- Feature List
- Altera Implementation
- OpenCore Plus Feature
- Reference Design
- Using SignalTap II
- Pricing
- References
- CAN Background
- Contacting Technical Support



# **Block Diagram**





# **IFI CAN\_FD Feature List**

### CAN 2.0B

- Standard or Extended Identifier
- Remote Frames
- Error-Handling
- CAN FD ISO and non-ISO
  - up to 64 Byte Data
  - Flexible Data rate
- Separate Message FIFO for Receive / Transmit
  - each can be configured 1, 2, 4, 8, 16, 32 or 64 kBytes
  - dynamic size for each message to save memory resources
- 256 Message Filters
  - Every Message Filter contains one MASK- and one Identifier Register
- NIOS Interface
  - Example software included
  - HAL drivers for NIOS II included
- Separate Clock for CAN and Avalon-IF possible
- One High Priority Message
- Bus-Statistic possible
- 32 Bit Timestamp (64 bit when Timestamp from external):
  - for received messages
  - possible for transmitted messages with frame number other than 0
- For external CPU support :
  - 8,16, 32 or 64 Bit Interface
- Reading of the compile time parameters possible

© 2017 Ingenieurbüro Für Ic-Technologie Page 6



## **IFI Feature Details**

- Timestamp
  - "OFF" disabled Timestamp, saves about 100 LE
  - "ON\_internal" Timestamp with 1 us resolution, TriggerPosition selectable SOF or ACK
  - "ON\_External" External 64 bit Timestamp used
  - "ON\_with\_ExternalControl" for Clock and Reset for TimestampCounter, additional outputs for custom Timestamp
- Dual\_Clock
  - "OFF" system-clock is used for CAN-timing, saves about 350 LE, CAN-timing may be limited because of the usually slower system-clock
  - "ON" separate Clock for system and CAN-timing, means with a faster CAN-Clock a higher Fast Baudrate can be achieved, optimal Clockrate for CAN-clock can be selected depending on Baudrate in external PLL
- Bus\_statistic
  - "OFF" disabled Bus\_statistic, saves about 300 LE
  - "ON" selectable Bus\_statistic value in Total Frames or Bus\_load in %
- Filter with 256 Mask+Identifier entries
  - "OFF" disabled filter, saves about 200 LE and 2 M9k
  - "ON" filter for ID, 11bit only ID, 29bit only ID, CAN-FD only ...



## **IFI Feature Details**

- ID Format
  - "IFI\_legacy", identical to IFI CAN IP and IFI Advanced CAN IP
  - "CANalyzer", identical to Vector Informatik CANalyzer
  - "ID\_other", 3rd ID format used in the CAN market
  - \_
- Additional Errorcounters for CAN\_FD debug
  - count errors during arbitration phase if transmitter (slow Baudrate)
  - count errors during data phase if transmitter (fast Baudrate)
  - count errors during arbitration phase if receiver (slow Baudrate)
  - count errors during data phase if receiver (fast Baudrate)



# **IFI Additional Feature Details**

- Programmable Transmission Suspend
  - 0 => no suspend, start next transmission as soon as valid (default)
  - <value> => suspend next transmission after a successful transmission or after abort when maximum repeat count is reached in <value> microseconds
  - global value or per individual message
- Programmable Transmission RepeatCount
  - 0 => endless repeat of transmitted message until successful transmission (default)
  - 1 => just one try => single shot mode, no repeat after error (used for MilCAN for example)
  - 2 => repeat ones, in case first try was not successful
  - <value> => make maximum <value< attempts to transmit message</p>
  - global value or by individual message
- Bus\_monitoring Mode
  - CAN\_FD spec 3.3.1
- Restricted Operation Mode
  - CAN\_FD spec 3.3.2
- Loopback Mode
  - internal or external
- Hard-Reset
  - CAN-core can be resetted hard
- © 2017 Ingenieurbüro Für Ic-Technologie Page 9



# **IFI CAN\_FD Altera Implementation**

- Design flows supported by
  - SOPC Builder
  - QSYS Interconnect
  - Platform Designer
- Device families targeted
  - CYCLONE I, II, III, IV, 10
  - MAX 10
  - CYCLONE V
  - STRATIX I,II,III,IV,V,10
  - ARRIA I,II,V,10

- Resources depend on the QuartusII version, compiler settings and options
- Device resource utilization
  - 4300 .. 5200 LEs CYCLONE I, II, III, IV
  - 4300 .. 5200 LEs MAX 10
  - 1900 .. 2550 ALM CYCLONE V
  - 2000 .. 2600 ALM STRATIX
  - 1900 .. 2500 ALM ARRIA
  - Memory device resource M9k
    - minimum without filter 5 M9k
    - minimum with filter 7 M9k
    - maximum depend on the user setting Fifo size
- Memory device resource M20k
  - minimum without filter 3 M20k
  - minimum with filter 5 M20k
  - maximum depend on the user setting Fifo size



# **OpenCore Plus Feature**

- Test the CAN\_FD Module on your board or on development boards from ALTERA or devboards.de
  - There is no time limit with an established connection between the device and the Quartus programmer.
  - If you remove the connection the time remaining is  $\sim 1$  hour.







# **IFI CAN\_FD Reference Design**



Test the IFI CAN\_FD with / without external hardware

© 2017 Ingenieurbüro Für Ic-Technologie Page 12



# IFI CAN\_FD Reference Design

Instar	nce	Status		LE s: 652	Memory: 327680	M512,MLAB:	0/0 M4	K,M9K: 127/260	M-RAM,M144K: 0.	'0												
🛃 C	VN_10	Not running		652 cells	327680 bits	0 bl	ocks	40 blocks	0 bloc	(S												
			1																			
loj	g: 2012/11/	22 15:20:27 #2									click to insert ti	me bar										
		Node	0																			
Ту	oe Alias	Name	-2048	0 2	2048 4096	6144 81	92 102	40 12288	14336 1638	1 18432	20480	22528	24576	26624	28672	30720	32768	34816	36864	38912	40960	43008
		txcana																				
	×	txcanb								,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	nnnnn	ກກາກກາກກ	www.				ווווווווווווווווווווווווווווווווווווווו	nnnnn		ոտու		
	>	rxcanb								mmmm	nnnnn	ກການການການ			NANANAN	mmmm	nnnnn	nnnnn		տուսու		
	>	rxcana								mmmm	תתתתתתת	ກກກກກກກກ			NANANANA	mmmm	ההתהתהת	ການນານແມ		ոտուսու		

### Use Signaltap II to watch the TX + RX pins



# IFI CAN-FD Pricing (encrypted netlist)

- Node-Locked License: 9900.- €
  - 1 year maintenance included
  - T-Guard or NIC-ID Fixed Node
  - Maintenance: 990.- € / year
- Floating License: 12375.-€
  - 1 year maintenance included
  - Single or Multi Server
  - Maintenance: 1237.-€/year
- Licensing:
  - Unlimited (no timelimit) License, Multiproject,
  - Royalty Free with IFI
  - The CAN-NETWORK-PROTOCOL-License is not included
    - => Available by Bosch
    - search www for "Bosch\_CAN\_Protocol\_License\_Conditions"



### **IFI CAN-FD References**

- Hardware tested on
  - CAN FD plug fest 2014 at CIA (CAN In Automation, Nuremberg) non-ISO
  - several plug fest in 2015 and 2016 ISO
- The IFI CAN-FD IP-core revision 0x09115B15
- passed the ISO CAN conformance tests on December 13<sup>th</sup>, 2017
- according to "ISO 16845-1:2016 Road vehicles Controller area network (CAN) -Conformance test plan" and C&S enhancement/corrections according to "CAN CONFORMANCE TESTING Test Specification C&S Version r3d08"

# **CAN-Background**

#### CAN Messages:

- Every CAN message consists of a certain number of bits that are divided into fields. There are fields such as the Arbitration Field, the Data Field, CRC, the End of Frame...
- The Arbitration Field is different for CAN 2.0 A and CAN 2.0 B messages. It's a logical address with 11 bits for CAN 2.0 A and 29 bits for CAN 2.0 B. The lowest value is the highest priority = 0.
- The Data Field contains the application data of the message with 0 to 64 bits (0 to 8 bytes) (0 to 64 bytes with CAN-FD).
- With exception of the CRC delimiter, the ACK field and the EOF, the bits are stuffed. That means, 5 consecutive bits with identical value are followed by a complementary bit.
- The Error Frame and the Overload Frame are of a fixed form and not coded with bit stuffing.

#### **Error Detection:**

- The error management unit is able to detect five different error types.
  - Bit Error
  - Bit Stuffing Error
  - CRC Error
  - Form Error
  - ACK Error

### Error Handling:

- Error detected
- Transmitting of error frame
- Message will be discarded
- Error counters are incremented
- Transmission will be repeated

### Error Limitation:

- To prevent a permanently disturbed bus each CAN controller has three error states.
  - Error Active
  - Error Passive
  - Bus Off





## **CAN-Error States**



I/F/I F. Sprenger

## **Contacting Technical Support**

Although we have made every effort to ensure that this SOPC Builder Ready / QSYS OpenCore Package works correctly, there might be problems that we have not encountered. If you have a question or problem that is not answered by the information provided in this README file, please contact the IP Vendor or Intel (Altera is now part of Intel)

For questions about the core's features, functionality and parameter settings please contact:

IFI Ingenieurbüro Für Ic-Technologie Franz Sprenger Kleiner Weg 3 97877 Wertheim Germany Phone: (+49) 9342 96080 E-Mail: ifi@ifi-pld.de http://www.ifi-pld.de





# Installation

- How to install
- SOPC Builder Ready OpenCore Package
- Licensing
- Set up Licensing

# Install the IFI CAN\_FD

- Before you can start using IFI CAN\_FD functions, you must install the IFI CAN\_FD files on your computer. The following instructions describe this process.
- Close Quartusll and IDE / SBT
- The installed Quartus II version has to be 9.1 or a newer version
- Install the IFI CAN\_FD files
  - The following instructions describe how you install IFI CAN\_FD on computers running the Windows, Linux or Solaris operating systems.
  - If you don't change the installation path, the SOPC Builder and the Megawizard will find the IP automatically
  - Windows
    - Follow these steps to install the IFI CAN\_FD on a PC running a supported version of the Windows operating system:
    - Choose Run (Windows Start menu).
    - Type <path name>\<filename>.exe, where <path name> is the location of the downloaded IFI CAN\_FD function and <filename> is the filename of the IFI CAN\_FD function.
    - Click OK. The IFI CAN\_FD Installation dialog box appears. Follow the on-screen instructions to finish installation.
  - Solaris & Linux
    - Follow these steps to install the IFI CAN\_FD on a computer running supported versions of the Solaris and Linux operating systems:
    - Decompress the package by typing the following command:
    - gzip -d<filename>.tar.gz
      - where <filename> is the filename of the IFI CAN\_FD function.
    - Extract the package by typing the following command:
      - tar xvf <filename>.tar



## **SOPC Builder Ready OpenCore Package**

The SOPC Builder Ready OpenCore Package contains all files required for plug-and-play integration of this core into Altera's SOPC Builder tool, allowing the user to easily evaluate the core within his Avalon-based system.



© 2017 Ingenieurbüro Für Ic-Technologie Page 21



# Licensing

### OpenCorePlus License

The download of this IP-core is completed by an individual OpenCorePlus license named license\_CAN\_FD\_ocp.dat or similar

When the FEATURE line from this license is appended to the user's Quartus II license file, the encrypted files can be read into Quartus II and place and route can be performed.

The license permits the generation of <revision\_name>\_time\_limited.sof files.

The hardware evaluation feature will run during you have an established JTAG connection between your board and the QuartusII programmer or SignalTap. If you close the programmer it will stop working immediately. If you remove the connection it will stop working after 1 hour. (Refer to the messages created by the programmer)

### Full License

If you purchased a FULL LICENSE you receive an additional license file,

license\_???.dat.

Use this instead of the license\_ocp.dat. When the FEATURE line from this license is appended to the user's Quartus II license file, the encrypted files can be read into Quartus II and place and route can be performed. The license permits the generation of <revision\_name>.pof files and gate-level simulation netlists.

One FEATURE line can span more than one line



# **Set Up Licensing**

- To install your license, you can either append the license to your license.dat file or you can specify the IFI CAN\_FD's license\_ocp.dat file in the Quartus II software.
  - Before you set up licensing for the IFI CAN\_FD, you must already have the Quartus II software installed on your computer with the licensing set-up.

### Append the license to your license.dat file

- To append the license, follow these steps:
- Open the IFI CAN\_FD license file in a text editor.
- Open your Quartus II license.dat file in a text editor.
- Copy all lines from the license file and paste it into the Quartus II license file.
- Do not delete any FEATURE lines from the Quartus II license file.
- Save the Quartus II license file.
  - When using editors such as Microsoft Word or Notepad, ensure that the file does not have extra extensions appended to it after you save (e.g., **license.dat.txt** or **license.dat.doc**). Verify the filename in a DOS box or at a command prompt. Also, make sure that the file is saved in plain-text format without formatting characters.

### Specify the license file in the Quartus II software

- To specify the IFI CAN\_FD license file in Quartus II, follow these steps:
- Altera recommends that you give the file a unique name, e.g., *<core name>\_license.dat*.
- Run the Quartus II software.
- Choose License Setup (Tools menu). The Options dialog box opens to the License Setup page.
- In the **License file** box add a semicolon to the end of the existing license path and filename.
- Type the path and filename of the IFI CAN\_FD function license file after the semicolon.
  - Do not include any spaces either around the semicolon or in the path/filename.
- Click **OK** to save your changes.







# Integrating the Core using SOPC Builder

- Adding the Core to your SOPC System
- About
- Documentation
- Parameterize

# Integrating the Core into your System using SOPC Builder

### This section contains instructions on the following:

- Adding the Core to your System
- Running the Reference Design

These instructions assume that the user is familiar with the

- Altera OpenCore evaluation process,
- Altera's Quartus II development software,
- and the Altera SOPC Builder tool

# For more information on these prerequisites, please visit www.altera.com



### **Adding the Core to your SOPC System**







© 2017 Ingenieurbüro Für Ic-Technologie Page 27



/F/I	IFL CAN ED		
P. Riekert & Sprenger	fi_canfd		
	clock clock_sys	_	
	clock <b>e</b> clock_can		
	conduit - conduit end		
ir	nterrupt - interrupt_sender		
general Paramet	er		
Timestamp::	ON_with_External	Control	
Dual_Clock::	ON 🔻		
Bus_statistic::	ON 🔻		
Filter::	ON 🔻		
ID Format::	IFI_legacy		
Fifo:			
Size of the Receive	Fifo (kByte): 1		
Size of the Transmit	Fifo (kByte): 1		
Baudrate:			
CAN Clock in Hz:	96000000		
Prescale:	16		
Registervalue Presc	ale:: 14		
Startvalue Timesegn	ient A: 19		
Registervalue Time_	a:: 18		
Startvalue Timesegn	ient B:  4		
Registervalue Time_	2		
Semple Point %	250		
Demple Form 70.	100		
		]	
	Timea I T	ïmeb I	
Sync	Sampler	noint	-
Oyne	Campies	John	
Fast Baudrate:	0000000		
GAN Clock in Hz:	9600000		
Presuale.	olor: 0		
Startvalue Timesern	ent A: 19		
Registervalue Time :	a: 18		
Startvalue Timeseam	nent B: 4		
Registervalue Time	þ.: 2		
Baudrate KBaud::	1000		
Sample Point %::	83		
	•		
External Interface			
External Interface Datawidth:	32 💌		
External Interface Datawidth:	32 💌		_

© 2017 Ingenieurbüro Für Ic-Technologie Page 28

#### IFI\_CAN\_FD

Class Name	ifi_canfd
Version	1.0
Author	IFI
Description	IFI_CAN_FD - v1.0
Group	IFI/CAN
Data Sheet	file://C:/altera/91/ip/ifi/ifi_can_fd-v1.0/doc/IFI_CANFD_docu_10.pdf

#### general Parameter

Timestamp:	OFF to save ( about 100 LE ) FPGA resources
Dual_Clock:	OFF to save ( about 350 LE ) FPGA resources
Bus_statistic:	OFF to save ( about 300 LE ) FPGA resources
Filter:	OFF to save ( about 200 LE 2 M9k) FPGA resources
ID Format:	IFI_legacy (like IFI CAN_IP, IFI Advanced CAN IP), CANalyzer format, ID_other: TBD

#### Fifo:

Size of the Receive Fifo (kByte) 1, 2, 4, 8, 16, 32 or 64 kByte Size of the Transmit Fifo (kByte) 1, 2, 4, 8, 16, 32 or 64 kByte

#### Baudrate:

#### Fast Baudrate:

CAN Clock in Hz	Your CAN Clock in Hz
Prescale	2 4095
Registervalue Prescale:	Registervalue Prescale
Startvalue Timesegment A	2 63
Registervalue Time_a:	Registervalue Time_a
Startvalue Timesegment B	2 63
Registervalue Time_b:	Registervalue Time_b
Baudrate KBaud:	Resulting Baudrate
Sample Point %:	Resulting Sample Point in %

#### External Interface

Datawidth 32 Bit, 16 Bit, 8 Bit or 64 Bit wide



F. Sprenger

© 2017 Ingenieurbüro Für Ic-Technologie Page 29





For external CPU interfaces it is possible to select the width of the databus.





## **Adding the Core to your System**

	<sup>\</sup>   "Y	Inten upt Service				r hi		
	⊡ clk	Clock Source						
		Clock Output	clk					
	🖂 cana	IFI_CAN_FD						
	clock_sys	Clock Input	cik					
	→ clock_can	Clock Input	cik_can					
		_0 Avalon Memory Mapped Slave		🖹 0x00a10000	0x00al0fff			
	interrupt_sen	der Interrupt Sender				6		
	🖃 canb	IFI_CAN_FD						
	│	Clock Input	cik					
	│	Clock Input	cik_can					
	└ <del>  avalon_slave</del>	_0 Avaion Memory Mapped Slave		💣 0x00a11000	0x00allfff			
	interrupt_sen	der Interrupt Sender				│		
	🖂 cik_can	Clock Source						
		Clock Output	clk_can					
Rem	Remove     Edit     Z     Address Map     Filters     Filter: All							

- Specify the desired instance name, base address, and IRQ
- connect the system clock to clock\_sys Clock Input
- and connect your can-clock to clock\_can when Dual\_Clock is enabled
- Complete the system generation as described in the Altera SOPC Builder documentation.



# Integrating the Core using QSYS Interconnect / Platform Designer

- Adding the Core to your QSYS System
- About
- Documentation
- Parameterize

### Integrating the Core with your System using QSYS

### This section contains instructions on the following:

- Adding the core to your system
- Running the reference design
- These instructions assume that the user is familiar with the
  - Altera OpenCore evaluation process,
  - Altera's Quartus II development software,
  - and the Altera QSYS Interconnect tool
- For more information on these prerequisites, please visit www.altera.com



## Adding the Core to your QSYS System





👪 IFI_CAN_FD - cana		×	
P. Riekert & F. Sprenger		Documentation	Info + Documentation
V Block Diagram	V general Parameter	•	
cana			
	Bus_stanstic::		
clock_sys, interrupt_sender	Pritter::		
	ID Format: IFI_legacy		
cirn	Tifo:		
clock can	Size of the Receive Fifo (kByte):		
can_clk clk	Size of the Transmit Fifo (kByte):		
clock_can_reset	Raudrate-		
can_clrn reset_n	CAN Clock in Hz: 96000000		
avalon_slave_0	Prescale: 16		
BE[30] byteenable	Registervalue Prescale:: 14		
D[310] writedata	Startvalue Timesegment A: 19		_
read read	Registervalue Time_a:: 18		Parameters
CS chipselect	Startvalue Timesegment B: 4		
waitrequest waitrequest	Registervalue Time_b:: 2		
conduit_end	Baudrate KBaudt: 250		
RX export	Sample Point %:: 83		
SOF export			
TX_ack export			
RX_ack TimeStamp_clock	Timea   Timeb		
TimeStamp_reset export			
ifi_canfd	Sync Samplepoint		
	Fast Baudrate:		
	CAN Clock in Hz: 96000000		
	Prescale: 4		
	Registervalue Prescale:: 2		
	Startvalue Timesegment A: 19		
	Registervalue Time_a:: 18		
	Startvalue Timesegment B: 4		
	Registervalue Time_b:: 2		
	Saudrate KBaudt:  1000		
	Sample Politi %  83		
	External Interface		
	Datawidth: 32 💌		
			Information
Warning: ifi_canfd: add_file: l:/altera/12.1/ip/ifi/ifi_can_fd-v1.0/lib/i	icanfd_cancore.vhd is encrypted; it cannot be used for simulation		mormanon
Warning: ifi_canfd: add_file: l:/altera/12.1/ip/ifi/ifi_can_fd-v1.0/lib/i	a_can_fd.vhd is encrypted; it cannot be used for simulation		
Warning: ifi_canfd: add_file: I:/altera/12.1/ip/ifi/ifi_can_fd-v1.0/ib/	op_ifi_canfd.vhd is encrypted; it cannot be used for simulation		
www.ming. Tou have boot a USD and parallel port software guard colline			
p			
	Canc		

© 2017 Ingenieurbüro Für Ic-Technologie Page 36



👪 IFI_CAN_FD - cana	×	IFI_CAN_FD Documentation
P. Riekert & F. Sprenger	Documentation	IFI_CAN_FD           Name         ifi_canfd           Version         1.0           Author         IFI           Description         IFI_CAN_FD - v1.0
Block Diagram         Show signals         clock_sys         clock_sys_reset         reset         clock_clock_can_elock         clock_an_elock         conduit_end         conduit         ifi_canfd	■ general Parameter         Timestamp:       ON_with_ExternalControl ▼         Dad_Clock:       ON ▼         Bus_statistic:       ON ▼         Bus_statistic:       ON ▼         Bus_statistic:       ON ▼         D Format:       Filescov         D Format:       Filescov         Size of the Receive Fifo (kByte):       1 ▼         Size of the Transmit Fifo (kByte):       1 ▼         Tessale:       16         Registervalue Prescale:       14         Startvalue Timesegment A:       19         Registervalue Time_s:       18         Startvalue Timesegment B:       4         Registervalue Time_s:       250         Sample Point %:       83         Timesa       Timeb         Sync       Samplepoint <ul> <li>Fast Baudrate:</li> <li>CAN Clock in Hz:</li> <li>Psecale:</li> <li>4</li> <li>Registervalue Frescale:</li> <li>2</li> <li>Satrvalue Frescale:</li> <li>18</li> <li>Starvalue Frescale:</li> <li>2</li> <li>Sample Point A:</li> <li>19</li> <li>Registervalue Frescale:</li> <li>2</li> <li>Bud atale (KBsud:</li> <li>1000</li> <li>Sample Point S:</li> <li>33</li> <li>Baudrate (KBsud:</li> <li>1000</li> <li>Sample Point S:</li> <li>83</li> <li> </li></ul> <th>Description       IFICAN_FD-4.0         Group       IFICAN         Data Sheet       file./#Jaltera/12.1/ip/fi/fican_fd-41.0/doc/IFL_CAN_FD_docu.pdf         general Parameter       Timestamp:         Timestamp:       OFF to save (about 100 LE) FPGA resources         Dual_Clock:       OFF to save (about 200 LE 2 M9k) FPGA resources         Bus_statistic:       OFF to save (about 200 LE 2 M9k) FPGA resources         ID format:       IFL/egacy (like IFI CAN_IP, IFI Advanced CAN IP), CANalyzer format, ID_other. TBD         Fife:       Size of the Receive Fifo (kByte)       1, 2, 4, 8, 16, 32 or 64 kByte         Size of the Receive Fifo (kByte)       1, 2, 4, 8, 16, 32 or 64 kByte         Baudrate:       CAN Clock in Hz         CAN Clock in Hz       Your CAN Clock in Hz         Prescale       24095         Registervalue Time_ar:       Registervalue Prescale:         Startvalue Timesegment B       263         Registervalue Time_b:       Registervalue Time_b         Baudrate:       CAN Clock in Hz         Sample Point %:       Resulting Baudrate         Sample Point %:       Resulting Baudrate         Sample Point %:       Resulting Sample Point in %         Fast Baudrate:       CAN Clock in Hz         Sartvalue Timesegment B       263</th>	Description       IFICAN_FD-4.0         Group       IFICAN         Data Sheet       file./#Jaltera/12.1/ip/fi/fican_fd-41.0/doc/IFL_CAN_FD_docu.pdf         general Parameter       Timestamp:         Timestamp:       OFF to save (about 100 LE) FPGA resources         Dual_Clock:       OFF to save (about 200 LE 2 M9k) FPGA resources         Bus_statistic:       OFF to save (about 200 LE 2 M9k) FPGA resources         ID format:       IFL/egacy (like IFI CAN_IP, IFI Advanced CAN IP), CANalyzer format, ID_other. TBD         Fife:       Size of the Receive Fifo (kByte)       1, 2, 4, 8, 16, 32 or 64 kByte         Size of the Receive Fifo (kByte)       1, 2, 4, 8, 16, 32 or 64 kByte         Baudrate:       CAN Clock in Hz         CAN Clock in Hz       Your CAN Clock in Hz         Prescale       24095         Registervalue Time_ar:       Registervalue Prescale:         Startvalue Timesegment B       263         Registervalue Time_b:       Registervalue Time_b         Baudrate:       CAN Clock in Hz         Sample Point %:       Resulting Baudrate         Sample Point %:       Resulting Baudrate         Sample Point %:       Resulting Sample Point in %         Fast Baudrate:       CAN Clock in Hz         Sartvalue Timesegment B       263
	Detawidth: 32 -	









F. Sprenger

For external CPU interfaces it is possible to select the width of the databus.

	-     64 Bits / 32Bits / 16 Bits / 8 Bits
Datawidth: 32	
Warning: ifi_canfd: add_file: l:/altera/12.1/ip/ifi/ifi_can_fd-v1.0/lib/ificanfd_cancore.vhd i Warning: ifi_canfd: add_file: l:/altera/12.1/ip/ifi/ifi_can_fd-v1.0/lib/ifi_can_fd.vhd is encry Warning: ifi_canfd: add_file: l:/altera/12.1/ip/ifi/ifi_can_fd-v1.0/lib/ifi_can_fd.vhd is encry Warning: ifi_canfd: add_file: l:/altera/12.1/ip/ifi/ifi_can_fd-v1.0/lib/ifi_can_fd.vhd is encry Warning: You have both a USB and parallel port software guard connected to your computer.	is encrypted; it cannot be used for simulation ypted; it cannot be used for simulation ncrypted; it cannot be used for simulation Quartus II is ignoring the parallel port software guard.
	Cancel
	In the information field you will find informations, warnings and errors
	Clicking on Finish will add the core to your SOPC system



## **Adding the Core to your System**

	I Y	10301	reset input	LOUDIC GROUND CO EXPORT	[Cm]			
		→ control_slave	Avalon Memory Mapped Slave	Double-click to export	[clk]	<b>■ 0x0320_6068</b>	0x0320_606f	
		🖃 cana	IFI_CAN_FD					
+ + +		→ clock_sys	Clock Input	Double-click to export	cik			
		→ clock_sys_reset	Reset Input	Double-click to export	[clock_sys]			
 ¢	++	clock_can	Clock Input	Double-click to export	clk_can			
	-1+	clock_can_reset	Reset Input	Double-click to export	[clock_can]			
		→ avalon_slave_0	Avaion Memory Mapped Slave	Double-click to export	[clock_sys]	<b>■ 0x0320_3000</b>	0x0320_3fff	
		conduit_end	Conduit	cana_conduit_end	[clock_sys]			
		🖃 canb	IFI_CAN_FD					
• • • • • • • • • • • • • • • • • • •		→ clock_sys	Clock Input	Double-click to export	clk			
		→ clock_sys_reset	Reset Input	Double-click to export	[clock_sys]			
¢		clock_can	Clock Input	Double-click to export	clk_can			
	_	clock_can_reset	Reset Input	Double-click to export	[clock_can]			
		→ avalon_slave_0	Avaion Memory Mapped Slave	Double-click to export	[clock_sys]	<b>0</b> ∞0320_2000	0x0320_2fff	
		conduit_end	Conduit	canb_conduit_end	[clock_sys]			
		🖃 cik_can	Clock Source					
0		→ clk_in	Clock Input	clk_can_clk_in				
		→ clk_in_reset	Reset Input	clk_can_clk_in_reset				
	_	≺ clk	Clock Output	Double-click to export	clk_can			
		clk_reset	Reset Output	Double-click to export				
								Þ

- Specify the desired instance name, base address, and IRQ
- connect the system clock to clock\_sys Clock Input
- and connect your can-clock to clock\_can when Dual\_Clock is enabled
- and connect your can-reset to clock\_can\_reset when Dual\_Clock is enabled
- Complete the system generation as described in the Altera QSYS documentation





# **Reference Designs**

- Running a Reference Design
- Creating a Software Project
- Running a Hardware Configuration

## **Running a Reference Design**

- Start Quartus II, version 9.1 or a newer version
- Open one of the Quartus II projects in
  - <Core installation directory>\ reference\_designs\xxx\IFI\_CANFD\_Ref\_design.qpf
- Launch SOPC Builder from Quartus II (Tools menu)
- or Launch QSYS on newer Quartus II versions
- Click "Generate" to generate the HDL and Modelsim project files
- Click "Exit" to go back to Quartus and compile the design
- Launch the IDE or SBT for the creation of software projects or Modelsim software simulation
  - For the simulation are the following lines in the Testbench included rx\_to\_the\_cana <= tx\_from\_the\_cana and tx\_from\_the\_canb; rx\_to\_the\_canb <= tx\_from\_the\_cana and tx\_from\_the\_canb;</li>
  - This allows communication between both CAN nodes



# **Creating a Software Project (SBT)**



# **Run a Hardware Configuration**

- Select your project within the C/C++ Projects View
- **Run**  $\rightarrow$  Run Configurations ...
- Select NiosII Hardware

Click on New	Run Configurations	
Select Project	Nios II Hardware Tab Group	Name: bello, canfd Nios II Hardware configuration
Click on Run	type filter text         C	Project lie Target Connection 3 Debugger Source Common Project name: hello_canfd Project ELF file name: D:\IFI_megafunctions8\CAN_FD_DBC4C55_Q5Y5\software\hello_canfd\hello_c   File system ELF file name:  Advanced
	Filter matched 6 of 6 items	Apply Revert
	?	Run Close





## Using the Core without Nios/SOPC/QSYS

- MegaWizard Plug-In Manager
- Parameterize
- Generate
- Quartus Symbol
- Reopening of the Modul
- Port Description
- ReadWrite Timing

# **MegaWizard Plug-In Manager**





👪 IFI_CAN_FD - cana		×	
P. Riekert & F. Sprenger	Documentatic		Info + Documentation
T Black Biomer			
	Timestamp:	-1	
cana			
clock_sys interrupt_sender			
	ID Format:		
cirn meet a	v Fifo:		
clock_can	Size of the Receive Fifo (kByte): 1		
can_clkclk	Size of the Transmit Fifo (kByte): 1		
clock_can_reset	T Baudrate		
can_clrn reset_n	CAN Clock in Hz: 96000000		
avalon_slave_0	Prescale: 16		
BE[30] address	Registervalue Prescale:: 14		
D[310] writedata	Startvalue Timesegment A: 19		
read read	Registervalue Time_a:: 18		Parameters
CS chipselect	Startvalue Timesegment B: 4		T didifictoro
waitrequest	Registervalue Time_b:: 2		
conduit end	Baudrate KBaud:: 250		
RX export	Sample Point %:: 83		
SOF export			
export _ack export			
RX_ack export	Timea   Timeb		
TimeStamp_reset export			
ifi canfd	Sync Samplepoint		
	Fast Baudrate:		
	CAN Clock in Hz: 96000000		
	Prescale: 4		
	Registervalue Prescale:: 2		
	Startvalue Timesegment A: 19		
	Registervalue Time_a:: 18		
	Startvalue Timesegment B: 4		
	Registervalue Time_b:: 2		
	Baudrate KBaudt: 1000		
	Sample Point %:: 83		
	T External Interface		
	Datawidth: 32 💌		
			leference tion
A Warning if canfd add file halfaradd 46nifiifi can fd ut 66ib.6	ficanfd_cancore.vhd is encruted; it cannot be used for simulation		iniormation
Warning: ifi_canfd: add_file: l:/altera/12.1/ip/ifi/fifi_can_fd-v1.0/ib/	ifi_can_fd.vhd is encrypted; it cannot be used for simulation		
Warning: ifi_canfd: add_file: l:/altera/12.1/ip/ifi/ifi_can_fd-v1.0/lib/	top_ifi_canfd.vhd is encrypted; it cannot be used for simulation		
Warning: You have both a USB and parallel port software guard conn	ected to your computer. Guartus II is ignoring the parallel port software guard.		
J			
	Cancel	h	

© 2017 Ingenieurbüro Für Ic-Technologie Page 48



👪 IFI_CAN_FD - cana	X	IFI_CAN_FD Documentation
P. Riekert & F. Sprenger	Documentation	IFI_CAN_FD Name ifi_canfd Version 1.0 Author IFI Description IFI_CAN_FD - v1.0
Telock Diagram	r general Parameter	Group IFI/CAN Data Sheet file:////altera/12.1/in/ifi/ifi can fd-v1.0/doc/IFI_CAN_ED_docu.ndf
clock_sys_clock interrupt_sender clock_sys_reset clock_can_clock clock_can_reset reset avaion_slave_0 avaion	Initial and the second seco	general Parameter         Timestamp:       OFF to save (about 100 LE) FPGA resources         Dual_Clock:       OFF to save (about 350 LE) FPGA resources         Bus_statistic:       OFF to save (about 300 LE) FPGA resources         Filter:       OFF to save (about 200 LE 2 M9k) FPGA resources         ID Format:       IFL_legacy (like IFI CAN_IP, IFI Advanced CAN IP), CANalyzer format, ID_other: TBD         Fifo:       Size of the Receive Fifo (kByte)       1, 2, 4, 8, 16, 32 or 64 kByte         Size of the Transmit Fifo (kByte)       1, 2, 4, 8, 16, 32 or 64 kByte
conduit_end conduit	T Baudrate:	Baudrate:
ifi_canfd	CAN Clock in Hz:       96000000         Prescale:       16         Registervalue Prescale::       14         Startvalue Timesegment A:       19         Registervalue Time_a:       18         Startvalue Timesegment B:       4         Registervalue Time_b:       2         Baudrate KBaud:       250         Sample Point %::       83         Timea Timeb         Sync       Samplepoint	CAN Clock in Hz       Your CAN Clock in Hz         Prescale       24095         Registervalue Timescale:       Registervalue Prescale         Startvalue Timesegment A       263         Registervalue Time_a:       Registervalue Time_b         Baudrate KBaud:       Resulting Baudrate         Sample Point %:       Registervalue Prescale         CAN Clock in Hz       Your CAN Clock in Hz         Prescale       263         Registervalue Time_b:       Registervalue Time_b         Baudrate KBaud:       Resulting Sample Point in %         Fast Baudrate:       CAN Clock in Hz         CAN Clock in Hz       Your CAN Clock in Hz         Prescale       263         Registervalue Prescale:       Registervalue Prescale         Startvalue Timesegment A       263         Registervalue Time_b:       Registervalue Time_a         Startvalue Time_b:       Registervalue Time_b         Baudrate KBaud:       Resulting Baudrate         Sample Point %:       Resulting Sample Point in %
	CAN Clock in Hz:       9600000         Prescale:       4         Registervalue Prescale::       2         Startvalue Timesegment A:       19         Registervalue Time_a::       18         Startvalue Timesegment B:       4         Registervalue Time_b::       2         Baudrate KBaud::       1000         Sample Point %::       83         • External Interface       0         Datawidth:       32 •	External Interface Datawidth 32 Bit, 16 Bit, 8 Bit or 64 Bit wide









For external CPU interfaces it is possible to select the width of the databus.





## **Generation of the Core Variation**

Ceneration - IFI_CAN_FD 1.0	- D ×
<ul> <li>Info: canfd: Variation language : VHDL</li> <li>Info: canfd: Output directory : D: VFI_megafunctions8\CAN_FD_all\CAN_FD_DBC4C55_QSYS</li> <li>Info: canfd: Generating variation file D: VFI_megafunctions8\CAN_FD_all\CAN_FD_DBC4C55_QSYS\canfd.vhd</li> <li>Info: canfd: Generating simulation model</li> <li>Warning: You have both a USB and parallel port software guard connected to your computer. Quartus II is ignoring the parallel port software guard.</li> <li>Warning: You have both a USB and parallel port software guard connected to your computer. Quartus II is ignoring the parallel port software guard.</li> <li>Warning: You have both a USB and parallel port software guard connected to your computer. Quartus II is ignoring the parallel port software guard.</li> <li>Warning: You have both a USB and parallel port software guard connected to your computer. Quartus II is ignoring the parallel port software guard.</li> <li>Warning: You have both a USB and parallel port software guard connected to your computer. Quartus II is ignoring the parallel port software guard.</li> <li>Warning: You have both a USB and parallel port software guard connected to your computer. Quartus II is ignoring the parallel port software guard.</li> <li>Warning: You have both a USB and parallel port software guard connected to your computer. Quartus II is ignoring the parallel port software guard.</li> </ul>	
generation on Exit	n click



## **Use the Quartusll IP File**





# Your new QuartusII IP Symbol



### Click on OK



## **Re-opening of the Module**

			MegaWizaro	d Plug-In Manager [page 2b]				X
💐 MegaWizard	l Plug-In Manager [page 1]	×						
*	The MegaWizard Plug-In Manager helps you create or modify design files that contain custom variations of megafunctions.		Which custom Look in: 🛅	n megafunction variation file do you wish to e D:\IFI_megafunctions8\CAN_FD_all\CAN_FI	dit? D_DBC4C55_QSYS		- 0 0 0 📁	
	Which action do you want to perform? C Create a new custom megafunction variation		Name		🛆 Siz	е Туре	Date Modified	-
	Edit an existing custom megafunction variation	$\rightarrow$	📄 software	e		Filelde	ar 20.12.2012 09:58:17	_
	C Copy an existing custom megafunction variation		📄 software	euse4c55		FileIde	# 17.12.2012 17:50:12	
$\checkmark$			📄 🚞 standard	d 		Filelde	# 17.12.2012 17:50:14	
	Copyright (C) 1991-2012 Altera Corporation		📄 standard	d_backup		FileIde	r 17.12.2012 17:50:16	
			Capital Standard	o_sim bd		3 KB, vbd File	r 17.12.2012 17:50:16	_
			I oll1.tdf			15 KB to File	23.08.2012 13:10:22	
			standaro	d.vhd	é	621 KB vhtl File	13.08.2012 12:10:44	•
			File name:	canfd.vhd				
			Files of type:	All Megafunction Files (*.tdf *.vhd *.vhd *	*.v)			•
			🔽 Show only	y wizard-generated files				
		_	🔲 Return to	this page for another edit operation				
	Cancel <back< th="">     Next &gt;     Finish</back<>		The current m basis for your	negafunction variation is based on the megaf r changes to this custom variation, select a d	unction shown below. ifferent megafunction i	If you want to u name from the f	use a different megafunction following list:.	as the
			Megafunction	name: ifi_can_fd v1.0				•
					Cancel	< Bad	( Next >	Finish

- Start the MegaWizard Plug-In manager
   Select Edit
- Select your component and click Next

© 2017 Ingenieurbüro Für Ic-Technologie Page 56



# default Port description

Portname	Direction	Usage	Description
ТХ	output	external	Transmit data from CAN_FD IP-core
RX	input	external	Receive data in CAN_FD IP-core
clk	input	internal	System clock
clrn	input	internal	System reset (low active)
read	input	internal	Read request
write	input	internal	Write request
CS	input	internal	Chip select
waitrequest	output	internal	Waitrequest (identical to Avalon Memory Mapped Slave)
A[addresswidth-10]	input	internal	Address for read/write requests
D[datawidth-10]	input	internal	Write data bus
Q[datawidth-10]	output	internal	Read data bus
BE[byteenables-10]	input	internal	Byteenable
INTR	output	internal	Interrupt request

© 2017 Ingenieurbüro Für Ic-Technologie Page 57

# additional Port description

Portname	Direction	Usage	Description
TimeStamp_clock	input	external	Clock for TimeStamp
TimeStamp_reset	input	external	Reset for TimeStamp (high active)
SOF	output	external	Pulse when SOF (Start Of Frame) is detected
RX_ack	output	external	Pulse when a received frame was accepted
TX_ack	output	external	Puls when a transmitted frame was accepted

Select TimeStamp\_ExternalControl to get these additional inputs and outputs for your own TimeStamp design



# **ReadWrite Timing**

💌 Read Wavef	orms
cik read	
write	
chipselect	
waitrequest	
address	X A0X
byteenable	<u>X 660 X</u>
readdata	X D0X
👅 Write Wave	forms
clk	
rood	
reau	
write	
write chipselect	
write chipselect waitrequest	
write chipselect waitrequest address	
write chipselect waitrequest address byteenable	A0 (A1 ) (A2 ) BED (BE1 ) (BE2 )

- The MegaWizard implementation
  - use the same timing as with the avalon memory mapped slave

### Details: www.altera.com/literature/manual/mnl\_avalon\_spec.pdf





### **License Agreement**

### License Agreement

PLEASE REVIEW THE FOLLOWING TERMS AND CONDITIONS CAREFULLY BEFORE USING THE IFI IP-MODULE. BY USING THE IFI IP-MODULE AND/OR PAYING A LICENSE FEE, YOU INDICATE YOUR ACCEPTANCE OF SUCH TERMS AND CONDITIONS, WHICH CONSTITUTE THE LICENSE AGREEMENT (the "AGREEMENT") BETWEEN YOU AND IFI. IN THE EVENT THAT YOU DO NOT AGREE WITH ANY OF THESE TERMS AND CONDITIONS, DO NOT USE THE IFI IP-MODULE AND WE ASK YOU TO DESTROY ANY COPIES YOU HAVE MADE IMMEDIATELY.

#### **DEFINITIONS:**

"Party" means either IFI or YOU.

"Specification" means IFI's technical description for the IFI IP-MODULE covered by this Agreement to the extent such technical description relates to the operation, performance and other material attributes of the IFI IP-MODULE.

#### 1. License to the IFI IP-MODULE:

1.1 Subject to the terms and conditions of this Agreement (including but not limited to YOUR payment of the license fee set forth in Paragraph 4.0), IFI grants to YOU a single-user, non-transferable, non-exclusive and (except as specified by IFI) perpetual license to use the IFI IP-MODULE as follows. YOU may:

(a) design with, parameterize, compile and route the IFI IP-MODULE;

(b) program Altera devices with the IFI IP-MODULE;

(c) use the IFI IP-MODULE on a single computer only; and

(d) except as otherwise provided in Paragraph 1.2, YOU may use, distribute, sell and/or otherwise market products containing licensed products to any third party in perpetuity. YOU may also sublicense YOUR right to use and distribute products containing licensed products as necessary to permit YOUR distributors to distribute and YOUR customers to use products containing licensed products. YOU are expressly prohibited from using the IFI IP-MODULE to design, develop or program Non-Altera Devices.

- 1.2 YOU may make only one copy of the IFI IP-MODULE for back-up purposes only. The IFI IP-MODULE may not be copied to, installed on or used with any other computer, or accessed or otherwise used over any network, without prior written approval from IFI.
- 1.3 Any copies of the IFI IP-MODULE made by or for YOU shall include all intellectual property notices, including copyright and proprietary rights notices, appearing on such IFI IP-MODULE. Any copy or portion of the IFI IP-MODULE, including any portion merged into a design and any design or product that incorporates any portion of the IFI IP-MODULE, will continue to be subject to the terms and conditions of this Agreement.
- 1.4 The source code of the IFI IP-MODULE, and algorithms, concepts, techniques, methods and processes embodied therein, constitute trade secrets and confidential and proprietary information of IFI and its licensors and LICENSEE shall not access or use such trade secrets and information in any manner, except to the extent expressly permitted herein. IFI and its licensors retain all rights with respect to the IFI IP-MODULE, including any copyright, patent, trade secret and other proprietary rights, not expressly granted herein.



#### 2. License Restrictions:

YOU MAY NOT USE THE IFI IP-MODULE EXCEPT AS EXPRESSLY PROVIDED FOR IN THIS AGREEMENT OR SUBLICENSE OR TRANSFER THE IFI IP-MODULE OR RIGHTS WITH RESPECT THERETO. YOU MAY NOT DECOMPILE, DISASSEMBLE, OR OTHERWISE REVERSE ENGINEER THE IFI IP-MODULE OR ATTEMPT TO ACCESS OR DERIVE THE SOURCE CODE OF THE IFI IP-MODULE OR ANY ALGORITHMS, CONCEPTS, TECHNIQUES, METHODS OR PROCESSES EMBODIED THEREIN; PROVIDED, HOWEVER, THAT IF YOU ARE LOCATED IN A MEMBER NATION OF THE EUROPEAN UNION OR OTHER NATION THAT PERMITS LIMITED REVERSE ENGINEERING NOTWITHSTANDING A CONTRACTUAL PROHIBITION TO THE CONTRARY, YOU MAY PERFORM LIMITED REVERSE ENGINEERING, BUT ONLY AFTER GIVING NOTICE TO IFI AND ONLY TO THE EXTENT PERMITTED BY THE APPLICABLE LAW IMPLEMENTING THE EU SOFTWARE DIRECTIVE OR OTHER APPLICABLE LAW NOTWITHSTANDING A CONTRACTUAL PROHIBITION TO THE CONTRARY.

#### 3. Term:

This Agreement is effective until terminated. YOU may terminate it at any time by destroying the IFI IP-MODULE together with all copies and portions thereof in any form (except as provided below). It will also terminate immediately if YOU breach any term of this Agreement and upon conditions set forth elsewhere in this Agreement. Upon any termination of this Agreement, YOU shall destroy the IFI IP-MODULE, including all copies and portions thereof in any form (whether or not merged into a design or Licensed Product), and YOUR license and rights under this Agreement shall terminate except that YOU and YOUR customers may continue to sell and use Licensed Products which have been developed in accordance with this Agreement and shipped prior to the termination. In no event may any portions of the IFI IP-MODULE be used in development after termination. In the event of termination for any reason, the rights, obligations and restrictions under Paragraphs 2, 4, 9, and 10 shall survive termination of this Agreement.

#### 4. Payment:

In consideration of the license granted by IFI under Paragraph 1.1 and other rights granted under this Agreement, YOU shall pay the license fee for the IFI IP-MODULE that has been specified by IFI. Such payment shall, as directed by IFI, be made directly to IFI.YOU shall pay all taxes and duties associated with this Agreement, other than taxes based on IFI's income.

#### 5. Maintenance and Support:

IFI shall, but only until the date, in the format YYYY.MM, provided in the license file for a IFI IP-MODULE ("Maintenance Expiration Date"):

- 5.1 use commercially reasonable efforts to provide YOU with fixes to defects in the IFI IP-MODULE that cause the IFI IP-MODULE not to conform substantially to the Specifications and that are diagnosed as such and replicated by IFI;
- 5.2 provide YOU with fixes and other updates to the IFI IP-MODULE that IFI chooses to make generally available to its customers without a separate charge; and
- 5.3 respond by telephone or email to inquiries from YOU.

#### 6. Limited Warranties and Remedies:

- 6.1 IFI represents and warrants that, until the Maintenance Expiration Date ("Warranty Period"), the IFI IP-MODULE will substantially conform to the Specifications. YOUR sole remedy, and IFI's sole obligation, for a breach of this warranty shall be (a) for IFI to use commercially reasonable efforts to remedy the non-conformance or (b) if IFI is unable substantially to remedy the non-conformance, for YOU to receive a refund of license fees paid during the previous one (1) year for the defective IFI IP-MODULE. If YOU receive such a refund, YOU agree that YOUR license and rights under this Agreement for the defective IFI IP-MODULE shall immediately terminate and YOU agree to destroy the defective IFI IP-MODULE, including all copies thereof in any form and any portions thereof merged into a design or product, and to certify the same to IFI.
- 6.2 The foregoing warranties apply only to IFI IP-MODULEs delivered by IFI. The warranties are provided only to YOU, and may not be transferred or extended to any third party, and apply only during the Warranty Period for claims of breach reported (together with evidence thereof) during the Warranty Period. YOU shall provide IFI with such evidence of alleged non-conformities or defects as IFI may request, and IFI shall have no obligation to remedy any non-conformance or defect it cannot replicate. The warranties do not extend to any IFI IP-MODULE which have been modified by anyone other than IFI.



#### 7. Representation:

Each party represents that it has the right to enter into this Agreement and to perform its obligations hereunder.

#### 8. Indemnification:

- 8.1 Expressly subject to Section 9, IFI shall defend YOU against any proceeding brought by a third party to the extent based on a claim that the IFI IP-MODULE, as delivered by IFI and as used in accordance with this Agreement, infringes a third party's copyright, trade secret, patent, or any other intellectual property right ("IP right"), and pay any damages awarded in the proceeding as a result of the claim (or pay any amount agreed to by IFI as part of a settlement of the claim), provided that IFI shall have no liability hereunder unless YOU notify IFI promptly in writing of any such proceeding or claim, give IFI sole and complete authority to control the defence and settlement of the proceeding or claim, and provide IFI with any information, materials, and other assistance requested by IFI.
- 8.2 In the event of any such claim or proceeding or threat thereof, IFI may (and, in the event any such claim or proceeding results in the issuance of an injunction by a court of competent jurisdiction prohibiting YOU from using the IFI IP-MODULE, IFI shall), at its option and expense and subject to the limitations of Paragraph 9, seek a license to permit the continued use of the affected IFI IP-MODULE or use commercially reasonable efforts to replace or modify the IFI IP-MODULE so that the replacement or modified version is non-infringing or has a reduced likelihood of infringement, provided that the replacement or modified version has functionality comparable to that of the original. If IFI is unable reasonably to obtain such license or provide such replacement or modification, IFI may terminate YOUR license and rights with respect to the affected IFI IP-MODULE, in which event YOU shall return to IFI the affected IFI IP-MODULE, including all copies and portions thereof in any form (including any portions thereof merged into a design or product), and certify the same to IFI, and IFI shall refund the license fee paid by YOU for the affected IFI IP-MODULE.

IFI shall have no liability or obligation to YOU hereunder for any infringement or claim based on or resulting from (a) the combination or use of the IFI IP-MODULE with other products or components; (b) modification of the IFI IP-MODULE by anyone other than IFI, (c) the use of other than the most recent version of the IFI IP-MODULE if the infringement or claim would have been avoided (or the likelihood thereof reduced) by use of the most recent version; (d) requirements specified by YOU; (e) use of the IFI IP-MODULE in any way not contemplated under this Agreement; or (f) any use of the IFI IP-MODULE, to the extent that IFI has indicated in the applicable Specification that third-party licenses 8.3a may be required to use such IFI IP-MODULE if LICENSEE has not obtained the necessary third-party licenses.

- 8.3a The license does not include the CAN-Network license (Bosch).
- 8.4 The provisions of this Paragraph 8 state the entire liability and obligations of IFI, and YOUR sole and exclusive rights and remedies, with respect to any proceeding or claim relating to infringement of copyright, trade secret, patent, or any other intellectual property right.

#### LIMITATIONS OF LIABILITY

- 9.1 In no event shall the aggregate liability of IFI relating to this Agreement or the subject matter hereof under any legal theory (whether in tort, contract or otherwise), including any liability under Paragraph 8 or for any loss or damages directly or indirectly suffered by YOU relating to the IFI IP-MODULE, exceed the aggregate amount of the license fees paid by YOU in the previous one (1) year under this Agreement.
- 9.2 IN NO EVENT SHALL IFI BE LIABLE UNDER ANY LEGAL THEORY, WHETHER IN TORT, CONTRACT OR OTHERWISE (a) FOR ANY LOST PROFITS, LOST REVENUE OR LOST BUSINESS, (b) FOR ANY LOSS OF OR DAMAGES TO OTHER SOFTWARE OR DATA, OR (c) FOR ANY INCIDENTAL, INDIRECT, CONSEQUENTIAL OR SPECIAL DAMAGES RELATING TO THIS AGREEMENT OR THE SUBJECT MATTER HEREOF, INCLUDING BUT NOT LIMITED TO THE DELIVERY, USE, SUPPORT, OPERATION OR FAILURE OF THE MEGACORE LOGIC IFI IP-MODULE, EVEN IF IFI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH LIABILITY.



#### 10. General:

- 10.1 YOU may not sublicense, assign, or transfer this license, or disclose any trade secrets embodied in the IFI IP-MODULE, except as expressly provided in this Agreement. Any attempt to sublicense, assign, or otherwise transfer without prior written approval of the other party any of the rights, duties, or obligations hereunder is void.
- 10.2 This Agreement is entered into for the benefit of IFI and its licensors and all rights granted to YOU and all obligations owed to IFI shall be enforceable by IFI.
- 10.3 If YOU have any questions concerning this Agreement, including software maintenance or warranty service, YOU should contact IFI Ing.Büro Für Ic-Technologie, Franz Sprenger, Kleiner Weg 3, 97877 Wertheim, Germany.
- 10.4 YOU agree that the validity and construction of this Agreement and performance hereunder, shall be governed by the laws of German jurisdictions, without reference to conflicts of law principles. YOU agree to submit to the exclusive jurisdiction of the courts in Germany, for the resolution of any dispute or claim arising out of or relating to this Agreement. The Parties hereby agree that the Party who does not prevail with respect to any dispute, claim, or controversy relating to this Agreement shall pay the costs actually incurred by the prevailing Party, including any attorneys' fees.
- 10.5 No amendment to this Agreement shall be effective unless it is in writing signed by a duly authorized representative of both Parties. The waiver of any breach or default shall not constitute a waiver of any other right hereunder.
- 10.6 In the event that any provision of this Agreement is held by a court of competent jurisdiction to be legally ineffective or unenforceable, such provision shall be reformed only to the extent necessary to make it enforceable and the validity of the remaining provisions shall not be affected.
- 10.7 The article headings throughout this Agreement are for reference purposes only and the words contained therein shall not be construed as a substantial part of this Agreement and shall in no way be held to explain, modify, amplify, or aid in the interpretation, construction or meaning of the provisions of this Agreement.
- 10.8 BY USING THE IFI IP-MODULE, YOU AND IFI ACKNOWLEDGE THAT YOU AND IFI HAVE READ THIS AGREEMENT, UNDERSTAND IT, AND AGREE TO BE BOUND BY ITS TERMS AND CONDITIONS. YOU AND IFI FURTHER AGREE THAT IT IS THE COMPLETE AND EXCLUSIVE STATEMENT OF THE AGREEMENT BETWEEN YOU AND IFI, WHICH SUPERSEDES ANY PROPOSAL OR PRIOR AGREEMENT, ORAL OR WRITTEN, AND ANY OTHER COMMUNICATIONS BETWEEN YOU AND IFI RELATING TO THE SUBJECT MATTER OF THIS AGREEMENT, UNLESS YOU HAVE A SEPARATE LICENSE SIGNED BY AN AUTHORIZED IFI REPRESENTATIVE.



# **Dedicated to FPGA since 1985**

- ✓ Quartus<sup>®</sup> Training Classes
  - QUARTUS-advanced
  - QUARTUS-Expert
- ✓ VHDL Training Classes
- ✓ QSYS Training Classes
  - NIOS®II / QSYS
- ✓ Location
  - Inhouse or Wertheim



## Intel<sup>®</sup> FPGA Technical Training



NGENIEURBÜRO FÜR C-TECHNOLOGIE Franz Sprenger Kleiner Weg 3 97877 Wertheim Germany Tel.: (+49) 9342 / 9608-0 eMail: ifi@ifi-pld.de

http://www.ifi-pld.de

formerly known as: Peter Riekert & Franz Sprenger

