

IFI Nios[®]II GMACII

User Guide

Core Version: Document Version: Document Date: 2009.09 2010.01 rev 9.1 01 2010

IFI GMACII

- High Performance Gigabit Ethernet MAC
 - Up to 114 MByte/s UDP Data
- Easily integrated into Nios II systems using SOPC Builder
- Avalon interface for Nios II processor
- Independent clock domains for Nios II and GMACII
- Royalty free
- Reference Software shipped with IP
- Verified on Nios II development boards
- Gigabit Ethernet Phy module available
 - (only from www.devboards.de)
- Evaluation version available (OCP Open Core Plus)



IFI GMACII

- Jumboframe support (compiletime parameter)
 - Receivebuffer 4 (standard),8,16,32,64 or 128 kByte (ringbuffer)
 - Transmitbuffer 2*2 (standard), 2*4, 2*8, 2*16, 2*32, 2*64 kByte (double buffer)
- Transmitbuffer-Readback for easy software debugging
- Automatic frameextension to meet the 64Bytes minimum frame length
- Multicast support with separate MAC_ID and IP filters
- IGMP filter
- All filters can be switched off
- DMA masteraddress support for no increment
- Statusbits receivebuffer overrun, CRC-error
- Selectable PHY interface
 - GMII/MII, MII, RGMII, RMII
- Automatic SDC file generation for TimeQuest





Contents

- Overview
- Install
- Integrating the Core using SOPC Builder
- Reference Designs
- Using the Core without Nios
- Necessary Assignments
- Detailed Information
- Ethernet Background
- Revision History
- License Agreement



Overview

- Brief Description
- Suitable Applications
- Block Diagram
- Feature List
- Altera Implementation
- Contacting Technical Support


Brief Description

IFI_GMACII

- This IP combines the advantages of the softwareflexibility with the high performance of a hardware solution
 - Advantages: medium size, software controlled, high performance




Suitable Applications for GMACII






Not Suitable Applications for GMACII





Block Diagram





IFI GMACII Feature List

 1000 Base-T Full duplex 100 Base-TX Full duplex 	 Filter MAC ID MAC IP Integrated DMA controller uses pipeling on both ends generates checksum on the fly alignment aware IFI_PHY_Manager included 				
Standard buffers	With buffers for jumbo frames				
 Transmitbuffer Double buffer 2000 Byte each checksum advance logic 	 Transmitbuffer Double buffer with parametrized size 2*2kB, 2*4kB, 2*8kB, 2*16kB, 2*32kB, 2*64kB checksum advance logic 				
 Receivebuffer Ring buffer 4 kByte total 	 Receivebuffer Ring buffer with parametrized size 4kB, 8kB, 16kB, 32kB, 64kB,128kB 				

P. Riekert & F. Sprenger


IFI GMACII Implementation

- Design Flows supported
 - SOPC Builder
 - Encrypted VHDL
- Software examples
- Device families supported
 - all CYCLONE, STRATIX and ARRIA families
- Device resource utilization
 - about 3000 LEs for CYCLONEIII
 - RAM: 8 M9K Blocks (standard buffers)



OpenCore Plus Feature

- Evaluate the IFI GMACII on your board or the Altera Nios II development boards
 - Stand alone evaluation times out after ~1 hour
 - If there is a connection between the device and the Quartus programmer the evaluation time is unlimited.








IFI GMACII Reference Design

- Cyclonell 2C35 Development Board Reference Design
 - With GMII Interface
 - For the DBGIG1 Gigabit Ethernet Phy Module
 - National Semiconductor DP83865 GigPhy
 - 100Mb/Gigabit capability
 - More information: <u>www.devboards.de</u>
- DBC3C40 Development Board Reference Design
 - With RMII Interface
 - For 2 National Semiconductor DP83848 Phyter (100 Mb)
 - More information: <u>www.devboards.de</u>
- CycloneIII 3C120 Development Board Reference Design
 - With RGMII Interface
- CycloneIII 3C25 NEEK Reference Design
 - With MII Interface
- DBM3CXXX Development Board Reference Design
 - With GMII Interface
 - More information: <u>www.devboards.de</u>




IFI GMACII Reference Design





IFI GMACII Reference Design



This example is included as source code

It can be used as starting point for the user data interface



IFI GMACII Pricing

- Encrypted Netlist node locked: 5000 EURO
- Encrypted Netlist Floating License: 6250 EURO
- Additional node locked (same location)
 - License: 1250 EURO
- 1 year maintenance included
- Maintenance: 10 % from the netlist-price / year

- Licensing:
 - Unlimited T-Guard License
 - Multiproject
 - Royalty Free



IFI GMACII Verification

Hardware Tested on

- Cyclone/II/III Nios II Development Kits
- StratixII Nios II Development Kit
- DBC2C20/DBC3C40 Cyclone Development Boards
- Tested with different PHYs
 - National Semiconductor DP83865 GigPhy (100 Mb/Gigabit)
 - National Semiconductor DP83847 DsPhyter (100 Mb)
 - National Semiconductor DP83848 Phyter (100 Mb)
 - National Semiconductor DP83640 Phyter (100 Mb)
 - Marvell 88E1111 (100 Mb/Gigabit)



Contacting Technical Support

- Although we have made every effort to ensure that this SOPC Builder Ready OpenCore Package works correctly, there might be problems that we have not encountered.
- For questions about the core's features, functionality, and parameter settings please contact:

IFI Ingenieurbüro Für Ic-Technologie P. Riekert & F. Sprenger Kleiner Weg 3 -- 97877 Wertheim -- Germany Phone: (+49)9342/96080 E-Mail: ifi@ifi-pld.de http://www.ifi-pld.de





Install

- How to install
- SOPC Builder Ready OpenCore Package
- Software Examples Installation
- Install the Driver Library
- Licensing
- Set up Licensing

Install the IFI GMACII


- Before you can start using Altera IFI GMACII functions, you must install the IFI GMACII files on your computer. The following instructions describe this process for the IFI GMACII.
- Close Quartus and IDE.
- The installed QuartusII version must be 9.1 or newer

Install the IFI GMACII Files

- The following instructions describe how you install IFI GMACII on computers running the Windows operating system.
- IF you don't change the installation path, the SOPC Builder and the Megawizard will find the IP automatically
- Windows
 - Follow these steps to install the IP on a PC running a supported version of the Windows operating system:
 - Choose Run (Windows Start menu).
 - Type <path name>\<filename>.exe, where <path name> is the location of the downloaded IP function and <filename> is the filename of the IP function.
 - Click OK. The IP Installation dialog box appears. Follow the on-screen instructions to finish installation.
- Solaris & Linux
 - Follow these steps to install the IP on a computer running supported versions of the Solaris and Linux operating systems:
 - Decompress the package by typing the following command:
 - gzip -d<filename>.tar.gz
 - where <filename> is the filename of the IFI NIOSII Advanced CAN function.
 - Extract the package by typing the following command:
 - tar xvf <filename>.tar

SOPC Builder Ready OpenCore Package

The SOPC Builder Ready OpenCore Package contains all files required for plug-and-play integration of this core into Altera's SOPC Builder tool, allowing the user to easily evaluate the core within his Avalon-based system. (example screenshot from older version)



. Sprenge

Licensing

OpenCorePlus License

This package is shipped with a OpenCorePlus license,

<Core installation directory>\license\license_GMACII_OCP.dat.

When the FEATURE line from this license is appended to the user's Quartus II license file, the encrypted VHD file can be read into Quartus II and place and route can be performed.

The license permit generation of <revision_name>_time_limited.sof files.

The hardware evaluation feature will run during you have an established connection between your board and the QuartusII programmer (do not close the programmer, else the core stops immediate).

If you remove the connection it will stop working after 1 hour.

(Refer to the messages created by the programmer)

Full License

If you purchased a FULL LICENSE you receive an additional license file,

license_???.dat.

Use this instead of the license_GMACII_OCP.dat. When the FEATURE line from this license is appended to the user's Quartus II license file, the encrypted VHD file can be read into Quartus II and place and route can be performed. The license permit generation of <revision_name>.pof files and gate-level simulation netlists.

One FEATURE line can span more than one line



Set Up Licensing

- To install your license, you can either append the license to your license.dat file or you can specify the IFI GMACII 's license_GMACII_ocp.dat file in the Quartus II software.
 - Before you set up licensing for the IFI NIOSII GMACII, you must already have the Quartus II software installed on your computer with licensing set up.

Append the License to Your license.dat File

- To append the license, follow these steps:
- Open the IFI GMACII license file in a text editor.
- Open your Quartus II license.dat file in a text editor.
- Copy all lines from the license file and paste it into the Quartus II license file.
- Do not delete any FEATURE lines from the Quartus II license file.
- Save the Quartus II license file.
 - When using editors such as Microsoft Word or Notepad, ensure that the file does not have extra extensions appended to it after you save (e.g., **license.dat.txt** or **license.dat.doc**). Verify the filename in a DOS box or at a command prompt. Also, make sure that the file is saved in plain-text format without formatting characters.

Specify the License File in the Quartus II Software

- To specify the IFI GMACII license file in Quartus II, follow these steps:
- Altera recommends that you give the file a unique name, e.g., <core name>_license.dat.
- Run the Quartus II software.
- Choose License Setup (Tools menu). The Options dialog box opens to the License Setup page.
- In the **License file** box, add a semicolon to the end of the existing license path and filename.
- Type the path and filename of the IFI GMACII function license file after the semicolon.
 - Do not include any spaces either around the semicolon or in the path/filename.
- Click **OK** to save your changes.





Integrating the Core using SOPC Builder

Prerequisites

- Adding the Core to your System
- Using IPToolBench
- About
- Documentation
- Add/Update Component

Integrating the Core with your System using SOPC Builder

This section contains instructions on the following:

- Adding the Core to your System
- Running the Reference Design
- These instructions assume that the user is familiar with the
 - Altera OpenCore evaluation process,
 - Altera's Quartus II development software,
 - and the Altera SOPC Builder tool.
- For more information on these prerequisites, please visit www.altera.com.



Adding the Core to your System


- This walkthrough involves the following steps:
 - Create a New Quartus II Project
 - Create a New SOPC Builder Design
 - Launch IP Toolbench
 - Step 1: Generate

Create a New Quartus II Project

- Before you begin, you must create a new Quartus II project. With the New Project wizard, you specify the working
 directory for the project, assign the project name, and designate the name of the top-level design entity. You will also
 specify the IFI GMACII user library. To create a new project, follow these steps:
- Choose **Programs > Altera > Quartus II** < version> (Windows Start menu) to run the Quartus II software.
- Choose New Project Wizard (File menu).
- Click **Next** in the introduction (the introduction will not display if you turned it off previously).
- Specify the working directory for your project. This walkthrough uses the directory **c:\qdesigns\myproject**.
- Specify the name of the project. This walkthrough uses myproject.
- Click Next.
- Click User Libraries...
- Type <path>\IP_CORE_DIR-v<version>\lib\ into the Library name box, where <path> is the directory in which you installed the IFI GMACII.
- Click Add.
- Click OK.
- Click Next.
- Choose the target device family in the Family list.
- Click Finish.
- You have finished creating your new Quartus II project.



Adding the Core to your SOPC System






IFI_GMACII v9.1 - ifi_gmac				
P. Riekert & F. Sprenger	Cll v9.1	•	-	Info + Documentation
🔻 Block Diagram				
conduit ➡ grr avalon ➡ grr interrupt ➡ grr	nacll_slave_irq ram_slave_export			
GMACII Timer Information				
System Clock in MHz:	75			
Transmitbuffer Read				
Transmitbuffer Read:	OFF 💌			
DPRAM Interface				
DPRAM Interface:	USED V			
Advanced Features				
Advanced Features:	OFF V			
Select Receive Buffersize(Ringbuf		←	_	Parameters
Select Transmit Buffersize(Doublek	buffer): 2*2_kByte 💌			i alameters
* Phy Interface				
Select Phy Interface type::	GMII 🖌			
Phy Speed				
Select Phy Speed::	100/1000 💙			
Show Phy support Pins				
Show Phy support Pins:	OFF 💌			
External PHY Timing				
Select the external PHY Timing::	DEFAULT 💌			
Default External PHY Timing				
Setup time in ns: :	2.0			
Hold time in ns: :	0.0			
Maximum Tco time in ns: :	5.5			
Minimum Too time in ns: :	0.5			
* User Defined External PHY Tim	ning			
Setup time in ns: :	0.0			
Hold time in ns: :	0.0	_		
Maximum Too time in ns: :	0.0	-		
Minimum Too time in ns: :	0.0		_	
Info: ifi_gmacii_0: DPRAM interfa	ace enabled.		-	Information
Info: ifi_gmacii_0: Advanced Feature	atures Disabled			
Info: ifi_gmacii_0: Transmitbuffe Info: ifi_gmacii_0: CMIMUDIerefs				
and the concernent of Longitude Property	Cancel Finis	sh		



P. Riekert & ^{ifi_gmacii} F. Sprenger	Info
	om
Block Diagram	
alaak B aara	ifi_gmacii_0 hacil_slave_clock gmacil_master = avalon
	nacil_slave_clock gmacil_master = avaion nacil_slave_export
avalon 🖿 gm	
interrupt ➡ gm conduit ➡ dpi	racii_siave_irq ram_slave_export
avalon 🖿 dpi	ram_slave
GMACII Timer Information	
System Clock in MHz:	75
Transmitbuffer Read	
Transmitbuffer Read:	OFF 💌
DPRAM Interface	
DPRAM Interface:	USED 💌
Advanced Features	
Advanced Features:	OFF 💙
Select Receive Buffersize(Ringbuff	fer): 4_kByte 💟
Select Transmit Buffersize(Doublek	ouffer): 2*2_kByte 💉
Phy Interface	
Select Phy Interface type::	GMII 💌
Phy Speed	
Select Phy Speed::	100/1000 💌
Show Phy support Pins	
Show Phy support Pins:	OFF 💌
External PHY Timing	
Select the external PHY Timing::	DEFAULT
Default External PHY Timing	
Setup time in ns: :	2.0
Hold time in ns: :	0.0
Maximum Too time in ns: :	5.5
Minimum Too time in ns: :	0.5
User Defined External PHY Tim	ing
Setup time in ns: :	0.0
Hold time in ns: :	0.0
Maximum Too time in ns: :	0.0
Minimum Too time in ns: :	0.0

IFI_GMACII v9.1 Info IFI GMACII v9.1 Class Name ifi_gmacii Version 9.1 IFI Author Description IFI GMACII v9.1 IFI/GMAC Group Data Sheet file://D:/altera/91/ip/ifi/ifi gmacii-v9.1/doc/IFI GMACII docu.pdf **GMACII Timer Information** System Clock in MHz System Clock in MHz (used for computing the performance only) Transmitbuffer Read Transmitbuffer Read Transmitbuffer-Readback for easy software debugging **DPRAM Interface** DPRAM Interface Use of the Dualport RAM Interface Advanced Features Advanced Features Use of the Advanced Features Select the Receive Buffersize(Ringbuffer) Select Receive Buffersize(Ringbuffer) Select Transmit Buffersize(Doublebuffer) Select Transmit Buffersize(Doublebuffer) Phy Interface Select Phy Interface type: Selection of the Interface typ (GMII/MII, MII, RGMII, RMII) Phy Speed Select Phy Speed: Selection of the PHY Speed (100/1000, 100, 1000) Show Phy support Pins Show Phy support Pins Use of the PHY support pins





- Selected system frequency
 Transmit Buffer Readback for easy software debugging(yes/no)
 Dualport RAM Interface(yes/no)
 Advanced Features(yes/no)
 Receive Buffer Size(Ringbuffer)
 Transmit Buffer Size(Doublebuffer)
 PHY Interface(GMII/MII, MII, RGMII, RMII)
 PHY speed(100/1000, 100, 1000)
 Show the PHY support pins (yes/no)
 - External PHY Timing Use DEFAULT/USER_DEFINED) Setup time in ns Hold time in ns Maximum Tco in ns Minimum Tco in ns



Adding the Core to your System

				/ 🖽 ayanu	System is recipitoral	un	- 0400010010	0000000077	
				onchip_ram	On-Chip Memory (RAM or ROM)				
		$ \searrow$	-	> s1	Avalon Memory Mapped Slave	cik	▲ 0x00000000) 0x0003ffff	
			<u> </u>	→ s2	Avalon Memory Mapped Slave	cik	■ 0x00000000	0x0003ffff	
	Image: A start of the start			onchip_memory_dpr	On-Chip Memory (RAM or ROM)				
					Avalon Memory Mapped Slave	clk	■ 0x00044000	0x00044fff	
				→ s2	Avalon Memory Mapped Slave	cik	■ 0x00044000	0x00044fff	
				🖃 ifi_gmacii_0	IFI_GMACII				
				< gmacll_master	Avalon Memory Mapped Master	cik			
< >		\		→ gmacll_slave	Avalon Memory Mapped Slave		■ 0x00040000	0x00043fff	⊡
			\subseteq	→ dpram_slave	Avalon Memory Mapped Slave		■ 0x00200000	0x002fffff	
								1	· · ·
New Edit Add Remove Edit 🗶 🔺 💌 🗶 Address Map Filters Filter: Default									
🔍 lofo: avt. flach: Eloch momoru conceitu	- 64 O M	Putoo	/674000	Ed buton)					
🕕 Info: ext_flash: Flash memory capacity: 64,0 MBytes (67108864 bytes).									
🕕 Info: onchip_ram: User is required to provide memory initialization files for memory .									
Info: ifi_gmacii_0: DPRAM interface enabled.									
🕕 Info: ifi_gmacii_0: Advanced Features Disabled								~	
				Exit Help	▲ Prev Next > Ger	orato			
Exit Help Prev Next Generate									

- Specify desired instance name, base address, and IRQ.
- Connect your Avalon interfaces as necessary
- Add additional components as required by your design.
- Complete system generation as described in the Altera SOPC Builder documentation.





Reference Designs


- Running a Reference Design
- Creating a Software Project
- Run a Hardware Configuration

Running a Reference Design

- Start Quartus II, version 9.0 or higher.
- Open the Quartus II project <Core installation directory>\ reference_designs\xxx\IFI_GMACII_Reference_design.qpf
- Launch SOPC Builder from Quartus II (Tools menu).
- The Nios CPU has been parameterized and added to the system for you, as have the program and data memories, JTAG_UART and the core itself.



SOPC Connections






Running a Reference Design

- Click "Generate" to generate the HDL files.
- Click "Exit" to go back to Quartus and compile the design.
- Launch the IDE for creation of software projects or InstructionSetSimulation.



Creating a Software Project





Syslib Settings

roperties for ifi_hello_gmac	II_0_syslib					
roperties for ifi_hello_gmac Info Builders C/C++ Build C/C++ Documentation C/C++ File Types C/C++ Indexer Project References System Library	III_0_syslib System Library Target Hardware SOPC Builder System: C:\Megafunctions\ifi_gmacii-v1.0c\reference_designs\STRATIXII_2560E5_devboard_DBGIG\std_2s60E5.ptf Br CPU: cpu System Library Contents RTOS: none (single-threaded)					
	RTOS Options stdout: stderr: stdin: System clock timer: Timestamp timer: Max file descriptors: Image: Clean exit (flush buffers) Image: Small C library	jtag_uart jtag_uart jtag_uart jtag_uart jtag_uart sys_clk_timer none 32 Reduced device drivers Link with profiling library Emulate multiply and divide instructions	none Image: Use auto-generated linker script Program memory (.text): Read-only data memory (.rodata): Read/write data memory (.rwdata): Heap memory: Stack memory: Exception stack memory: Maximum exception stack size (bytes):	select ext_ram <		
				OK Cancel		

Change the memory settings to any wished RAM which is big enough and fast enough

© 2010 Ingenieurbüro Für Ic-Technologie Page 37



Run a Hardware Configuration

- Select your Project within the C/C++ Projects View
- Run → Run..
- Select NiosII Hardware
- Click on New
- Click on Run

Run		×
Create, manage, and run configurations		太
Configurations:	Name: Your new HW Configuration	
	Main June Target Connection Strategy Debugger Source Source	☆ <u>C</u> ommon Help
Nios II Multiprocessor Collection		
	Project:	
	_ Your project	Browse
	Nios II ELF Executable:	Count 1
	Debug/ifi_hello_can_0.elf	Search
	Target Hardware	
	SOPC Builder System: C:\megafunctiontest\reference_design	Province 1
	SOPC Builder System: C: (megarunctiontest (reference_design	Browse
	CPU:	
	Build project and dependents (if required) before launching	
	Validate Nios II system ID before software download	
New Delete	Apply	Re <u>v</u> ert
	Ryn	Close



Port description

Portname	Direction	Usage	Description
clk125	input	External	125 MHz clock
TX_CLK	input	External	TX Clock from PHY
RX_CRS	input	External	RX_CRS from PHY
RX_COL	input	External	RX_COL from PHY
RX_CLK	input	External	RX Clock from PHY
RX_DV	input	External	RX_DV from PHY
RX_ER	input	External	RX_ER from the PHY
RXD[70]	input	External	RXD from the PHY
TX_EN	output	External	TX_EN to the PHY
TX_ER	output	External	TX_ER to the PHY
TXD[70]	output	External	TXD to the PHY
PHY_INTRn	input	External	Interrupt input (low active)
DUPLEX	bidir	External	Connect to PHY (optional)
PHYADO	bidir	External	Connect to PHY (optional)
ANEN	bidir	External	Connect to PHY (optional)
MDC	output	External	Connect to PHY
MDIO	bidir	External	Connect to PHY

Port description

Portname	Direction	Usage	Description
xreaddata[310]	input	External	External DPRAM readdata
xreaddatavalid	input	External	External DPRAM readdatavalid
xwaitrequest	input	External	External DPRAM waitrequest
xaddress[170]	output	External	External DPRAM address
xbyteenable[30]	output	External	External DPRAM byteenable
xchipselect	output	External	External DPRAM chipselect
xread	output	External	External DPRAM read
xwrite	output	External	External DPRAM write
xwritedata[310]	output	External	External DPRAM writedata

Tip

when having no PHY-Board available, you can test the GMACII transmitter with STP (Signaltap) when connecting the clk125 also to the RX_CLK port





Necessary Assignments

Assumptions

Assumptions

Depending on the used PHY Interface

- You have to provide a 125MHz Clock
 - This 125MHz clock is required in 100Mb and 1Gb mode
 - Use a PLL within the device
 - The external oscillator has to be better than 100ppm frequency deviation
 - An example of this can be found in the reference designs
- For the RGMII interface you have to provide an additional 125MHz Clock with a 90° Degrees shift



Necessary Assignments

- The necessary timing assignments are automatically written in SDC files for you.
- You have to provide a user SDC file which contains the clock settings for the system
- You have to activate TimeQuest Timing analysis and to add your user SDC as the first file and than the automatically generated ifi_gmacii_xxxx.sdc files.





Detailed Information

- Address map standard buffers
- Address map jumbo buffers
- Registers
- DMA
- Transmitter
- Filters
- Reference software
- Reference software flow

Address map 1 standard buffers

byte address	dword address	register name
0x0000000	0x0000000	Receive Count
0x0000004	0x0000001	Receive Buffer
0x00002000	0x00000800	Transmit Buffer
0x00003F70	0x00000FDC	TBD checksum
0x00003F74	0x00000FDD	TCP/IP checksum
0x00003F78	0x00000FDE	UDP/IP checksum
0x00003F7C	0x00000FDF	IP checksum
0x00003F80	0x00000FE0	MAC ID low
0x00003F84	0x00000FE1	MAC ID high
0x00003F88	0x00000FE2	MAC IP
0x00003F8C	0x00000FE3	Command/Status/IFG
0x00003F90	0x00000FE4	Transmit Control
0x00003F94	0x00000FE5	Transmit Count
0x00003F98	0x00000FE6	Receive Control
0x00003F9C	0x00000FE7	Frame Count
0x00003FA0	0x00000FE8	Version

© 2010 Ingenieurbüro Für Ic-Technologie Page 45



Address map 2 standard buffers

byte address	dword address	register name
0x00003FC0	0x00000FF0	DMA Control
0x00003FC4	0x00000FF1	Receive Destination (avalon)
0x00003FC8	0x00000FF2	Receive Source GMACII
0x00003FCC	0x00000FF3	Receive Length
0x00003FD0	0x00000FF4	Receive Checksum
0x00003FD4	0x00000FF5	Transmit Source (avalon)
0x00003FD8	0x00000FF6	Transmit Destination GMACII
0x00003FDC	0x00000FF7	Transmit Length
0x00003FE0	0x00000FF8	Transmit Checksum
0x00003FE4	0x00000FF9	Timer
0x00003FF8	0x0000FFE	PHY MANAGER IO
0x00003FFC	0x00000FFF	PHY MANAGER MIO



Address map 1 Advanced Features ON

byte address	dword address	register name
0x0000000	0x0000000	Receive Count
0x0000004	0x0000001	Receive Buffer
0x00010000	0x00004000	Transmit Buffer
0x0001FF70	0x00007FDC	TBD checksum
0x0001FF74	0x00007FDD	TCP/IP checksum
0x0001FF78	0x00007FDE	UDP/IP checksum
0x0001FF7C	0x00007FDF	IP checksum
0x0001FF80	0x00007FE0	MAC ID low
0x0001FF84	0x00007FE1	MAC ID high
0x0001FF88	0x00007FE2	MAC IP
0x0001FF8C	0x00007FE3	Command/Status/IFG
0x0001FF90	0x00007FE4	Transmit Control
0x0001FF94	0x00007FE5	Transmit Count
0x0001FF98	0x00007FE6	Receive Control
0x0001FF9C	0x00007FE7	Frame Count
0x0001FFA0	0x00007FE8	Version



Address map 2 Advanced Features ON

byte address	dword address	register name
0x0001FFA4	0x00007FE9	Configuration rd only
0x0001FFA8	0x00007FEA	Multicast MAC ID low
0x0001FFAC	0x00007FEB	Multicast MAC ID high
0x0001FFB0	0x00007FEC	Multicast MAC IP
0x0001FFB4	0x00007FED	reserved
0x0001FFB8	0x00007FEE	reserved
0x0001FFBC	0x00007FEF	reserved



Address map 3 Advanced Features ON

byte address	dword address	register name
0x0001FFC0	0x00007FF0	DMA Control
0x0001FFC4	0x00007FF1	Receive Destination (avalon)
0x0001FFC8	0x00007FF2	Receive Source GMACII
0x0001FFCC	0x00007FF3	Receive Length
0x0001FFD0	0x00007FF4	Receive Checksum
0x0001FFD4	0x00007FF5	Transmit Source (avalon)
0x0001FFD8	0x00007FF6	Transmit Destination GMACII
0x0001FFDC	0x00007FF7	Transmit Length
0x0001FFE0	0x00007FF8	Transmit Checksum
0x0001FFE4	0x00007FF9	Timer
0x0001FFF8	0x00007FFE	PHY MANAGER IO
0x0001FFFC	0x00007FFF	PHY MANAGER MIO



ifi_gmacii_regs.h

📴 C:\megafunctions\ifi_gmacii-v1.7\lib\sopc_builder\ifi_gmacii\inc\ifi_gmacll_regs.h 2: Copyright (c) of IFI 3: * 4: this file belongs to the IFI_GMACII 5: 14 it defines the IO-macros to access the IP-core 6: 7: Date: January 12 2007 ¥ 8: Author: IFI/Sr Ter. 9: ************************ 10: 11: /* Code accessing the Bits, all listed Bits are Software readable others 0 12: 14 13: software writeable W software write 1 to Set, hardware clears, write 0 no operation 14: 5 W software write 1 to Clear, hardware sets, write 0 no operation 15: C * h 16: hardware updated periodically 17: 18: 19: **#include <io.h>** 20: #include "system.h" 21: 22: #ifndef __IFI_GMACII_REGS_H_ 23: #define ___IFI_GMACII_REGS_H_ 24: 25: 26: // starting with revison 1.7 we have two different addressmaps, to keep the 27: // macros identical we need some help 28: // if jumbo is 1 we have the new addressmap 29: **#ifndef jumbo** 30: **#define jumbo ((IFI_GMACII_0_GMACII_SLAVE_SPAN > 0x4000)**?1:0) 31: #endif 32: // adders when having jumbo addressing 33: #define ja (jumbo * 0x00007000u)
34: // DW adder for jumbo 35: #define jb (jumbo * 0x0001c000u) 36: // Byte adder for jumbo 37: #define jt (jumbo * 0x00003800) 38: // DW adder transmit buffer 39: #define jbt (jumbo * 0x0000e000u) 40: // byte adder transmit buffer 41: 42: 43: // the Receive_buffer 44: **#define** IORD_IFI_GMACII_RBUFFER(base, index) IORD(base, ((0x00000001u)+index)) 45: 46: /* MAC-ID, MAC_IP Register */ 47: #define IORD_IFI_GMACII_MACIDL(base) IORD(base, (ja+0x00000fe0u)) 48: #define IOWR_IFI_GMACII_MACIDL(base, data) IOWR(base, (ja+0x00000fe0u), data) 49: //ex: Oxdealab2c3 50: #define IORD_IFI_GMACII_MACIDH(base) IORD(base, (ja+0x00000fe1u)) 51: #define IOWR_IFI_GMACII_MACIDH(base, data) IOWR(base, (ja+0x00000felu), data) 52: //ex: 0x00000007 53: 54: #define IORD_IFI_GMACII_MACIP(base) IORD(base, (ja+0x00000fe2u)) IOWR(base, (ja+0x00000fe2u), data) 55: #define IOWR_IFI_GMACII_MACIP(base, data) 56: //ex: 0xc0a8642c for 192.168.100.44



ifi_gmacii_regs.h

58:	/* CMD Control/Status Regis	ter */	TOPD(baca	(i) 0×00000En2u))
59: 60:	<pre>#define IORD_IFI_GMACII_GMD #define IOWR_IFI_GMACII_CMD</pre>	(base.data)	IOWR 16DIRECT(base.	(ja+0x00000fe3u)) (jb+0x000003f8cu), data)
61:				
62: 63:		_request frame:	s when 1 st frames when 1	
64:		receive frame		
65:	<pre>// bit 3 :w : disable UDP</pre>	receive frame:	s when 1	
66: 67:	<pre>// bit 4 :w : disable TCP // bit 5 :w : accept all</pre>	receive frame	s when 1 ames 1 (not tested) when set	
68:	// bit 6 :w : (1.7) CRC	checking off	when set	
69:		Multicast ID-	IP for SRC filter when	set
70: 71:	// bit 8 :h : Ethernet-sp	eed 15 100 MD1	t when 1, else Gbit	
72:	// bit 9 :w : length chec		set (ARP is without le	
73: 74:	// bit 1110 : w : 00	accept UDP/IP	, TCP/IP, ICMP(echo ree	quest), ARP
75:	1/1 01	accept UDP/IP	, TCP/IP, ICMP(echo re	quest), ARP
76:	11.	accept IGMP		
77:78:	// reserved 10	accent UDD/TD	, TCP/IP, ICMP(echo re	ADD
79:	// Teserveu IV	accept IGMP	, ICP/IP, ICMP(ECHO I E	quest), Ar
80:	11,			
81: 82:	1/, 11	accept frame	cypes	
83:	// bit 1312 : w : 00	accept broadca		
84:	11,	accept DST MAG	IP that match	
85: 86:	// 01	accept broadca	ast IP	
87:	11.	accept DST MAG	C-IP that match	
88: 89:	11	accept Multica	ast MAC_IP that match	
90:	// 10	accept broadca	ast IP	
91:	11,	accept DST MAG	IT that match	
92: 93:	11	accept all Mu	lticast MAC_IPs	
04.	11. 11	accept all MAG	C-IPS	
95: 96:	<pre>// bit 7 : w : (1.7) use ? // bit 8 :h : Ethernet-sp // all 915 (1.7) // bit 9 :w : length chec bit 1110 : w : 00 // 01 // 11 // bit 1312 : w : 00 // 10 // 11 // bit 1514 : w : 00 // 11 // 11 // bit 1514 : w : 00 // 11 // 11 // bit 1514 : w : 00 // 11 // 11 // bit 1514 : w : 00 // 11 // 11 // bit 1514 : w : 00 // 11 // 11 // 11 // bit 1514 : w : 00 // 11 //</pre>	accept broadca	ast TD	
97:			-ID that match	
98:	11,		II_CMD_MC_SRC_MSK set	tab tas
99:	11	accept u	nly when SRC MAC_ID mat	
.01:	11. 01	accept broadca		
.02:	1,	accept DST MA	E-ID that match ast MAC_ID that match	
.04 :	11	ассерс натего	ase poc_ip that match	
.05:	1/, 10	accept broadc		
.06:	11		E-ID that match lticast MAC_IDs	
.08:	11.			
.09:	// 11	accept all MAG	C-IDS	
11:	<pre>#define IFI_GMACII_CMD_ARP_</pre>	MSK	(0x0000001u)	
.12: .13:	#define IFI_GMACII_CMD_ARP_		(0) (0x0000002u)	
14:	<pre>#define IFI_GMACII_CMD_ICMP #define IFI_GMACII_CMD_ICMP</pre>		(1)	
15:	<pre>#define IFI_GMACII_CMD_MCF_</pre>		(0x0000004u)	
16: 17:	<pre>#define IFI_GMACII_CMD_MCF_ #define IFI_GMACII_CMD_UDP_</pre>	UEST	(2) (0x0000008u)	
18:	Hefine IFI_GMACII_CMD_UDP Hefine IFI_GMACII_CMD_TCP_ Hefine IFI_GMACII_CMD_TCP_	OFST	(3)	
19:	<pre>#define IFI_GMACII_CMD_TCP_ #define IFI_GMACII_CMD_TCP_</pre>	MSK	(0x00000010u) (4)	
21:	#define IFI_GMACII_CMD_PI_M	SK	(0x0000020u)	
.22:	<pre>#define IFI_GMACII_CMD_PI_O</pre>		(5)	
.23:	<pre>#define IFI_GMACII_CMD_CRCO #define IFI_GMACII_CMD_CRCO</pre>	FE OEST	(0x00000040u) (6)	
.25:	#define IFI_GMACII_CMD_MC_S	RC_MSK	(0x0000080u)	
.26:	<pre>#define IFI_GMACII_CMD_MC_S #define IFI_GMACII_CMD_MC_S #define IFI_GMACII_CMD_I100 #define IFI_GMACII_CMD_I100</pre>	RC_OFST	(7) (0x00000100u)	
28:	#define IFI_GMACII_CMD_II00	_OFST	(8)	
.29:	FORTING IFI_GMACII_CMD_LENO	FF_MSK	(0x0000200u)	
.30:	<pre>#define IFI_GMACII_CMD_LENO #define IFI_GMACII_CMD_FTYP</pre>		(9) (0x00000c00u)	
.32:	<pre>#define IFI_GMACII_CMD_FTYP</pre>	_OFST	(10)	
.33:	<pre>#define IFI_GMACII_CMD_FIP_</pre>	MSK	(0x00003000u)	
34:	<pre>#define IFI_GMACII_CMD_FIP_ #define IFI_GMACII_CMD_FID_</pre>	MSK	(12) (0x0000c000u)	
.36:	#define IFI_GMACII_CMD_FID_	OFST	(14)	
37.				



ifi_gmacii_regs.h

139: /* IFG Inter Frame Gap Register */ 140: #define IORD_IFI_GMACII_IFG(base) IORD(base, (ja+0x00000fe3u)) IOWR_16DIRECT(base, (jb+0x000003f8eu), data) 141: #define IOWR_IFI_GMACII_IFG(base, data) // default and minimum is 12 Byte 142: 143: #define IFI_GMACII_IFG_MSK (0x000000ffu) 144: #define IFI_GMACII_IFG_OFST (0)145: 147: #define IORD_IFI_GMACII_TCR(base) IORD(base. (ja+0x00000fe4u)) IOWR_8DIRECT(base, (jb+0x00003f90u), data) 148: #define IOWR_IFI_GMACII_TCR(base, data) 149: 150: // bit 0 :w : reset transmitter, set this bit to 1 to disable transmit-actions
151: // bit 1 :w : enable transmitter interrupt
152: // bit 2 :w : disable transmitter_start, setting this bit disables the start of a new transmit frame 153: // 154: // bit 3 :w : reserved 155: // bit 4 :w : reserved 156: // bit 5 :c : transmitter interrupt pending, clear with writing 1
157: // bit 6 :c : packet transmitted, acknowledge transmitter, clear with writing 1
158: // bit 7 :s : transmit request, running 159: // to start a transmitframe set this bit to 1, 160: // when transmit is done this bit goes to 0 161: // when using pre_transmit_request (see below) 162: // this bit is set automatically 163: #define IFI_GMACII_TCR_TXRES_MSK (0x00000001u) 164: #define IFI_GMACII_TCR_TXRES_OFST (0)(0x00000002u) 165: #define IFI_GMACII_TCR_TIENA_MSK 166: #define IFI_GMACII_TCR_TIENA_OFST (1)167: #define IFI_GMACII_TCR_DIST_MSK (0x00000004u) 168: #define IFI_GMACII_TCR_DIST_OFST (2) (0x00000008u) 169: #define IFI_GMACII_TCR_R3_MSK 170: #define IFI_GMACII_TCR_R3_OFST (3)171: #define IFI_GMACII_TCR_R4_MSK (0x00000010u) 172: #define IFI_GMACII_TCR_R4_OFST (4) 173: #define IFI_GMACII_TCR_IACK_MSK (0x00000020u) 174: #define IFI_GMACII_TCR_IACK_OFST (5)175: #define IFI_GMACII_TCR_TACK_MSK (0x00000040u) 176: #define IFI_GMACII_TCR_TACK_OFST (6)177: #define IFI_GMACII_TCR_TRANS_MSK (0x00000080u) 178: #define IFI_GMACII_TCR_TRANS_OFST 179: 180: // pre_transmit_ request, request next transmit, even actual is stillrunning
181: #define IORD_IFI_GMACII_PRETCR(base) IORD_8DIRECT(base, (jb+0x00003f9) IORD_8DIRECT(base, (jb+0x00003f91u)) IOWR_8DIRECT(base, (jb+0x00003f91u), data) 182: #define IOWR_IFI_GMACII_PRETCR(base, data) 183: // bit 0 :s : pre_transmit_request, request pending when 1 184: // to start transmitframes with minimum gap use this pre_transmit_request 185: // set bit 0 to 1, then wait until this bit is 0, 186: // this signals the request is accepted and the transmitbuffers are swapped 187: // now the next transmitframe can be put together (0x00000001u) 188: #define IFI_GMACII_TCR_PRETRANS_MSK 189: #define IFI GMACII TCR PRETRANS OFST (0)190: 191: /* Transmit Count Register *, 192: #define IORD_IFI_GMACII_TCNT(base) IORD(base, (ja+0x00000fe5u)) IOWR(base, (ja+0x00000fe5u), data) 193: #define IOWR_IFI_GMACII_TCNT(base, data) 194: // number of bytes the transmitter has to send (without the CRC) 195: // minimum is 60 Byte, 196: // (1.7) starting with revision 1.7 the GMACII extends a frame with zeros
197: // when tcnt is smaller than 60
198: // because the CRC with 4 bytes is added to this, we get the minimum framelength of 64bytes 199: // on the wire 200: // the maximum TCNT depends on the transmit buffer size 201: // for the old addressmap (jumbo = off,0) we have a value of 202: // 1904 bytes !! 203: // for the new addressmap (Jumbo = on,1) we have the values 204: // TAW = 10 => 2048 bytes (2052 on the wire) 205: // TAW = 11 => 4096 206: // TAW = 11 => 4050 207: // TAW = 12 => 8192 207: // TAW = 13 => 16384 208: // TAW = 14 => 32768 209: // TAW = 15 => 65392 !! (not 65536)



ifi_gmacii_regs.h


210: 211: 213: #define IORD_IFI_GMACII_RCR(base) IORD(base, (ja+0x00000fe6u)) 214: #define IOWR_IFI_GMACII_RCR(base, data) IOWR(base, (ja+0x00000fe6u), data) 215: 216: // bit 0 :w : reset receiver, set this bit to 1 to disable receive-actions 217: // bit 1 :w : enable receiver interrupt 218: // bit 2 :w : CRC error interrupt enable 219: // bit 3 :w : ReceiveBuffer error interrupt enable (1.7) 220: // bit 4 :c : CRC error interrupt (1.7)221: // bit 5 :c : clear receiver interrupt 222: // bit 6 :c : packet pending, acknowledge receiver 223: // bit 7 :c : ReceiveBuffer interrupt (1.7)224: // a Receive buffer error allways implies a crc error !! 225: #define IFI_GMACII_RCR_RXRES_MSK (0x00000001u) 226: #define IFI_GMACII_RCR_RXRES_OFST (0)227: #define IFI_GMACII_RCR_RIENA_MSK (0x00000002u) 228: #define IFI_GMACII_RCR_RIENA_OFST (1)229: #define IFI_GMACII_RCR_CRCIENA_MSK (0x00000004u) 230: #define IFI_GMACII_RCR_CRCIENA_OFST (2)(0x00000008u) 231: #define IFI_GMACII_RCR_RBUFIENA_MSK 232: #define IFI_GMACII_RCR_RBUFIENA_OFST (3) 233: #define IFI_GMACII_RCR_CRCERR_MSK (0x00000010u) 234: #define IFI_GMACII_RCR_CRCERROFST (4) 235: // pre 1.7 236: //#define IFI_GMACII_RCR_R2_MSK (0x00000004u) 237: //#define IFI_GMACII_RCR_R2_OFST (2)238: //#define IFI_GMACII_RCR_R3_MSK (0x00000008u) 239: //#define IFI_GMACII_RCR_R3_OFST (3)240: (0x00000010u) //#define IFI_GMACII_RCR_R4_MSK //#define IFI_GMACII_RCR_R4_OFST 241: (4) 242: #define IFI_GMACII_RCR_IACK_MSK (0x00000020u) 243: #define IFI_GMACII_RCR_IACK_OFST (5)(0x00000040u) 244: #define IFI_GMACII_RCR_RACK_MSK 245: #define IFI_GMACII_RCR_RACK_OFST (6) (0x00000080u) 246: #define IFI_GMACII_RCR_RBUFERR_MSK 247: #define IFI_GMACII_RCR_RBUFERR_OFST 248: // working with interrupts is not recommended because of low performance ! 249: / 250: // after clearing the receiver interrupt read the framecounter // and process all pending frames, a new interrupt is only 251: 252: // generated when a new frame is received and not on pending frames ! 253: 254: 255: /* Frame Count Register */ 256: #define IORD_IFI_GMACII_FCNT(base) IORD(base, (ja+0x00000fe7u)) 257: // pending number of frames in receive buffer 258: 259: /* Receive Count Register */ 260: #define IORD_IFI_GMACII_RCNT(base) IORD(base, (0x000000000)) 261: // number of correctly received bytes in first frame 262: // it is necessary to read the receive Count register at least once 263: // before setting the IFI_GMACII_RCR_RACK_MSK in the IOWR_IFI_GMACII_RCR 264: // this keeps the ringbuffer in shape ! 265: 266: /* version read only */ 267: #define IORD_IFI_GMACII_VER(base) IORD(base, (ja+0x00000fe8u)) 268: #define IFI_GMACII_VER_VER_MSK (0x000000ffu) 269: #define IFI_GMACII_VER_VER_OFST $(\mathbf{0})$ 270: #define IFI_GMACII_VER_QII_MSK (0x0000FF00u) 271: #define IFI_GMACII_VER_QII_OFST (8)272: #define IFI_GMACII_VER_YEAR_MSK (0x00ff0000u) 273: #define IFI_GMACII_VER_YEAR_OFST (16)274: #define IFI_GMACII_VER_MONTH_MSK (0xff000000u) 275: #define IFI_GMACII_VER_MONTH_OFST (24)276: // ex: 0x07055010 277: // ex: 0x04065115 for April, 2006, required QuartusII rev5.1+, GMACII rev1.5 779.



```
210:
Define macros 5
                                279:
                                     /* configuration read only */
                                280: #define IORD_IFI_GMACII_CFG(base)
                                                                                 IORD(base, (ja+0x00000fe9u))
                                281: #define IFI_GMACII_CFG_RAW_MSK
                                                                                 (0x0000000fu)
                                282: #define IFI_GMACII_CFG_RAW_OFST
                                                                                 (0)
                                283: #define IFI_GMACII_CFG_TAW_MSK
                                                                                 (0x000000f0u)
                                284: #define IFI_GMACII_CFG_TAW_OFST
                                                                                 (4)
ifi_gmacii_regs.h
                                285: #define IFI_GMACII_CFG_TDP_MSK
                                                                                 (0x00000100u)
                                286: #define IFI_GMACII_CFG_TDP_OFST
                                                                                 (8)
                                                                                 (0x80000000u)
                                287: #define IFI_GMACII_CFG_NEWADR_MSK
                                288: #define IFI_GMACII_CFG_NEWADR_OFST
                                                                                 (31)
                                289: // RAW :10 => 4 kbyte receive ringbuffer (default)
                                290: // RAW :11 => 8 kbyte receive ringbuffer
                                291: // RAW :12 => 16 kbyte receive ringbuffer
                                292: // RAW :13 => 32 kbyte receive ringbuffer
                                293: // RAW :14 => 64 kbyte receive ringbuffer
                                294: // RAW :15 => 128 kbyte receive ringbuffer
                                295: // TAW :10 => 2+ 2 kbyte transmit doublebuffer (default)
                                296: // TAW :11 => 4+ 4 kbyte transmit doublebuffer
                                297: // TAW :12 => 8+ 8 kbyte transmit doublebuffer
                                298: // TAW :13 => 16+16 kbyte transmit doublebuffer
                                299: // TAW :14 => 32+32 kbyte transmit doublebuffer
                                300: // TAW :15 => 64+64 kbyte transmit doublebuffer
                                301: // TDP : 0 => transmit buffer write only
                                302: // TDP : 1 => transmit buffer readback enabled (only the actual transmitbuffer)
                                303: // NEWADR : 0 => we have the old addressmap (total 16 kbyte)
                                304: // NEWADR : 1 => we have the new addressmap (total 128 kBytes)
                                305:
                                306: /* Multicast MAC-ID, Multicast MAC_IP Register (1.7) */
                                307: #define IORD_IFI_GMACII_MCMACIDL(base)
                                                                                   IORD(base, (ja+0x00000feau))
                                308: #define IOWR_IFI_GMACII_MCMACIDL(base, data)
                                                                                   IOWR(base, (ja+0x00000feau), data)
                                309: //ex: 0xdea1ab2c3
                                310: #define IORD_IFI_GMACII_MCMACIDH(base)
                                                                                   IORD(base, (ja+0x00000febu))
                                311: #define IOWR_IFI_GMACII_MCMACIDH(base, data)
                                                                                   IOWR(base, (ja+0x00000febu), data)
                                312: //ex: 0x00000007
                                313:
                                314: #define IORD_IFI_GMACII_MCMACIP(base)
                                                                                   IORD(base, (ja+0x00000fecu))
                                315: #define IOWR_IFI_GMACII_MCMACIP(base, data)
                                                                                   IOWR(base, (ja+0x00000fecu), data)
                                316: //ex: 0xc0a8642c for 192.168.100.44
                                317:
                                318:
                                    // write into transmitbuffer ********************************
                                319:
                                320: // index in DWORD
                                321: #define IOWR_IFI_GMACII_TBUFFER(base, index, data)
                                                                                           IOWR(base,
                                                                                                               (jt+(0x00000800u)+index),
                                                                                                                                         data)
                                322: #define IORD_IFI_GMACII_TBUFFER(base, index)
                                                                                                               (jt+(0x00000800u)+index))
                                                                                           IORD(base,
                                323: // index in BYTE
                                324: #define IOWR_IFI_GMACII_TBUFFER32(base, index, data)
                                                                                           IOWR_32DIRECT(base, (jbt+(0x00002000u)+index), data)
                                                                                           IOWR_16DIRECT(base, (jbt+(0x00002000u)+index), data)
                                325: #define IOWR_IFI_GMACII_TBUFFER16(base, index, data)
                                                                                           IOWR_8DIRECT(base, (jbt+(0x00002000u)+index), data)
                                326: #define IOWR_IFI_GMACII_TBUFFER8(base, index, data)
                                327:
                                328: // convert and store checksum into transmitbuffer
                                329: // the written 32bit checksum is converted to 16bit and
                                                                                 IOWR(base, (ja+0x00000fdfu), data)
                                330: #define IOWR_IFI_GMACII_CSIP(base, data)
                                331: // stored to the IP-header-checksum place (offset is Byte 24)
                                332: #define IOWR_IFI_GMACII_CSUDP(base, data)
                                                                                 IOWR(base, (ja+0x00000fdeu), data)
                                333: // stored to the UDP-data checksum place (offset is Byte 40)
                                334: #define IOWR_IFI_GMACII_CSTCP(base, data)
                                                                                 IOWR(base, (ja+0x00000fddu), data)
                                     // stored to the TCP checksum place (offset is Byte 50)
                                335:
```



	337: /* for gmacii DMA ***********************************
Define macros 6	338: /* Destination address on Avalon Bus for received data */
	<pre>339: #define IORD_IFI_GMACII_DMACR(base) IORD(base, (ja+0x00000ff0u)) 340: #define IOWR_IFI_GMACII_DMACR(base, data) IOWR(base, (ja+0x00000ff0u), data)</pre>
	341: // bit 0 :w : reset receiver DMA, set this bit to 1 to disable DMA-actions
ifi_gmacii_regs.h	342: // bit 1 :w : enable receiver DMA interrupt
_0 _ 0	343: // bit 2 :s : request DMA receive-part (enable)
	344: // bit 3 :h : done DMA receive-part ready
	345: // clear bit 3 and set bit 2 to 1 => start the DMA receive-part
	346: // when DMA has finished it sets bit 3 and clears bit 2
	347: // so, wait until bit 3 is 1, now DMA is free and can be reloaded
	348: // we have only one DMA engine, so receive and transmit at
	349: // the same time is not possible
	350: // bit 4 :w : avalonaddress is constant on receive when set (1.7)
	351: #define IFI_GMACII_DMACR_RXRESET_MSK (0x0000001u)
	352: #define IFI_GMACII_DMACR_RXRESET_OFST (0)
	353: #define IFI_GMACII_DMACR_RXIENA_MSK (0x0000002u)
	354: #define IFI_GMACII_DMACR_RXIENA_OFST (1)
	355: #define IFI_GMACII_DMACR_RXENA_MSK (0x0000004u)
	356: #define IFI_GMACII_DMACR_RXENA_OFST (2)
	357: #define IFI_GMACII_DMACR_RXDONE_MSK (0x0000008u)
	358: #define IFI_GMACII_DMACR_RXDONE_OFST (3)
	359: #define IFI_GMACII_DMACR_RXDESTCONST_MSK (0x00000010u)
	360: #define IFI_GMACII_DMACR_RXDESTCONST_OFST (4)
	361: 262: // hit 16 :w : mosat transmittan DWA sat this hit to 1 to disable DWA actions
	362: // bit 16 :w : reset transmitter DMA, set this bit to 1 to disable DMA-actions 363: // bit 17 :w : enable transmitter DMA interrupt
	364: // bit 18 :s : request DMA transmitter-part (enable)
	365: // bit 19 :h : done DMA transmitter-part ready
	366: // clear bit 19 and set bit 18 to 1 => start the DMA transmitter-part
	367: // when DMA has finished it sets bit 19 and clears bit 18
	368: // so, wait until bit 18 is 1, now DMA is free and can be reloaded
	369: // we have only one DMA engine, so receive and transmit at
	370: // the same time is not possible
	371: // bit 20 :w : avalonaddress is constant on transmit when set (1.7)
	372: #define IFI_GMACII_DMACR_TXRESET_MSK (0x00010000u)
	373: #define IFI_GMACII_DMACR_TXRESET_OFST (16)
	374: #define IFI_GMACII_DMACR_TXIENA_MSK (0x00020000u)
	375: #define IFI_GMACII_DMACR_TXIENA_OFST (17)
	376: #define IFI_GMACII_DMACR_TXENA_MSK (0x00040000u)
	377: #define IFI_GMACII_DMACR_TXENA_OFST (18)
	378: #define IFI_GMACII_DMACR_TXDONE_MSK (0x00080000u)
	379: #define IFI_GMACII_DMACR_TXDONE_OFST (19)
	380: #define IFI_GMACII_DMACR_TXSRCCONST_MSK (0x00100000u)
	381: #define IFI_GMACII_DMACR_TXSRCCONST_OFST (20)





ifi_gmacii_regs.h

382: 383: /* Destination address on Avalon Bus for received data */ 384: **#define** IORD_IFI_GMACII_RXDEST(base) IORD(base, (ja+0x00000ff1u)) 385: #define IOWR_IFI_GMACII_RXDEST(base, data) IOWR(base, (ja+0x00000ff1u), data) 386: 387: /* Source address for GMACII core receivebuffer */ IORD(base, (ja+0x00000ff2u)) 388: #define IORD_IFI_GMACII_RXSRC(base) IOWR(base, (ja+0x00000ff2u), data) 389: #define IOWR_IFI_GMACII_RXSRC(base, data) 390: // ex: 0x00000004 for Receivebuffer-data (0x0000FFFFu) 391: #define IFI_GMACII_RXSRC_MSK 392: #define IFI_GMACII_RXSRC_OFST $(\mathbf{0})$ 393: 394: /* Bytecount to be transfered from receivebuffer to avalon bus*/ IORD(base, (ja+0x00000ff3u))
IOwR(base, (ja+0x00000ff3u), data) 395: #define IORD_IFI_GMACII_RXLEN(base) 396: #define IOWR_IFI_GMACII_RXLEN(base, data) (0x0000ffffu) 397: #define IFI_GMACII_RXLEN_MSK 398: #define IFI_GMACII_RXLEN_OFST $(\mathbf{0})$ 399: 400: /* Checksum of received data, read only */ 401: #define IORD_IFI_GMACII_RXCS(base) IORD(base, (ja+0x00000ff4u)) 402: #define IFI_GMACII_RXCSII_MSK (0x0000ffffu) (0)403: #define IFI_GMACII_RXCSII_OFST 404: // each DMA transfer generates the checksum of all transported bytes 405: // the carry is allready included, so checksum has 16 bit 406: 407: /* Source address on Avalon Bus for transmit data */ 408: #define IORD_IFI_GMACII_TXSRC(base) IORD(base, (ja+0x00000ff5u)) 409: #define IOWR_IFI_GMACII_TXSRC(base, data) IOWR(base, (ja+0x00000ff5u), data) 410: 411: /* Destination address on GMACII core transmit buffer for transmit data */ 412: #define IORD_IFI_GMACII_TXDEST(base) IORD(base, (ja+0x00000ff6u))413: #define IOWR_IFI_GMACII_TXDEST(base, data) IOWR(base, (ja+0x00000ff6u), (jbt+(data))) 414: // ex: 0x00002000 first byte of transmit buffer 415: #define IFI_GMACII_TXDEST_MSK (0x0000ffffu) 416: #define IFI_GMACII_TXDEST_OFST $(\mathbf{0})$ 417: 418: /* Bytecount to be transfered from avalon bus to transmitbuffer*/ 419: #define IORD_IFI_GMACII_TXLEN(base) IORD(base, (ja+0x00000ff7u)) 420: #define IOWR_IFI_GMACII_TXLEN(base, data) IOWR(base, (ja+0x00000ff7u), data) 421: #define IFI_GMACII_TXLEN_MSK (0x0000ffffu) (0)422: #define IFI_GMACII_TXLEN_OFST 423: 424: /* Checksum of transmitted data, read only */ 425: #define IORD_IFI_GMACII_TXCS(base) IORD(base, (ja+0x00000ff8u)) 426: #define IFI_GMACII_TXCS_MSK (0x0000ffffu) 427: #define IFI_GMACII_TXCS_OFST (0)428: // each DMA transfer generates the checksum of all transported bytes 429: // the carry is allready included, so checksum has 16 bit 430: 431: /* systemtimer in us since reset, read only */ 432: #define IORD_IFI_GMACII_SYSTIME(base) IORD(base, (ja+0x00000ff9u)) 433: // attention: rollover after about 71 minutes depending on sys_clk !! 434: // GMACII parameter sys_clk must be set in SOPC-Builder / Megawizzard 435: // to the used system clock rate in MHz 436:



421 . **Define macros 8** 440: /* MIO Control Register */ 441: #define IORD_IFI_PHY_MANAGER_MIO(base) IORD(base, (ja+0x00000fffu)) 442: #define IOWR_IFI_PHY_MANAGER_MIO(base, data) IOWR(base, (ja+0x00000fffu), data) 443: // bit 0 : w : MDC clock ifi_gmacii_regs.h 444: // bit 1 : w : Output enable for MDIO 1 => Z, 0 => 0 445: // bit 2 : w : Interrupt Enable 446: // bit 3 : h : MDIO in, data from Phy 447: // bit 4 : h : Interrupt pin from Phy(not masked) (0x00000001u) 448: #define IFI_PHY_MANAGER_MIO_MDC_MSK 449: #define IFI_PHY_MANAGER_MIO_MDC_OFST $(\mathbf{0})$ (0x0000002u) 450: #define IFI_PHY_MANAGER_MIO_MOE_MSK 451: #define IFI_PHY_MANAGER_MIO_MOE_OFST (1)452: #define IFI_PHY_MANAGER_MIO_IENA_MSK (0x00000004u) (2)453: #define IFI_PHY_MANAGER_MIO_IENA_OFST 454: #define IFI_PHY_MANAGER_MIO_MDI_MSK (0x0000008u) 455: #define IFI_PHY_MANAGER_MIO_MDI_OFST (3)(0x00000010u) 456: #define IFI_PHY_MANAGER_MIO_INT_MSK 457: #define IFI_PHY_MANAGER_MIO_INT_OFST 458: 459: /* IO Control Register */ IORD(base, (ja+0x00000ffeu)) IOwR(base, (ja+0x00000ffeu), data) 460: #define IORD_IFI_PHY_MANAGER_IO(base) 461: #define IOWR_IFI_PHY_MANAGER_IO(base, data) 462: // bit 0 : w : DUPLEX output enable 0 => Z, 1 => DUPLEX output value 463: // bit 1 : w : DUPLEX output value 464: // bit 2 : w : PHYADO output enable 0 => Z, 1 => PHYADO output value 465: // bit 3 : w : PHYADO output value 466: // bit 4 : w : ANEN output enable 0 => Z, 1 => ANEN output avlue 467: // bit 5 : w : ANEN output value 468: // bit 6 : h : DUPLEX input value 469: // bit 7 : h : PHYADO input value 470: // bit 8 : h : ANEN input value 471: #define IFI_PHY_MANAGER_IO_DOE_MSK (0x00000001u) 472: #define IFI_PHY_MANAGER_IO_DOE_OFST $(\mathbf{0})$ 473: #define IFI_PHY_MANAGER_IO_DUP_MSK (0x00000002u) (1)474: #define IFI_PHY_MANAGER_IO_DUP_OFST (0x00000004u) 475: #define IFI_PHY_MANAGER_IO_POE_MSK 476: #define IFI_PHY_MANAGER_IO_POE_OFST (2)477: #define IFI_PHY_MANAGER_IO_PHY_MSK (0x0000008u) 478: #define IFI_PHY_MANAGER_IO_PHY_OFST (3)479: #define IFI_PHY_MANAGER_IO_AOE_MSK (0x00000010u) 480: #define IFI_PHY_MANAGER_IO_AOE_OFST (4) 481: #define IFI_PHY_MANAGER_IO_ANE_MSK (0x00000020u) 482: #define IFI_PHY_MANAGER_IO_ANE_OFST (5)(0x00000040u) 483: #define IFI_PHY_MANAGER_IO_DI_MSK 484: #define IFI_PHY_MANAGER_IO_DI_OFST (6) 485: #define IFI_PHY_MANAGER_IO_PI_MSK (0x00000080u) 486: #define IFI_PHY_MANAGER_IO_PI_OFST (7)487: #define IFI_PHY_MANAGER_IO_AI_MSK (0x00000100u) 488: #define IFI_PHY_MANAGER_IO_AI_OFST (8) 489: 490: #endif /* __IFI_GMACII_REGS_H_ */ 491:





Byte 3	Bit	31	30	29	28	27	26	25	24
	read	Month 7	Month 6	Month 5	Month 4	Month 3	Month 2	Month 1	Month 0
	write								
Byte 2	Bit	23	22	21	20	19	18	17	16
	read	Year 7	Year 6	Year 5	Year 4	Year 3	Year 2	Year 1	Year 0
	write								
Byte 1	Bit	15	14	13	12	11	10	9	8
	read	Quartus 7	Quartus 6	Quartus 5	Quartus 4	Quartus 3	Quartus 2	Quartus 1	Quartus 0
	write								
Byte 0	Bit	7	6	5	4	3	2	1	0
	read	Core rev 7	Core rev 6	Core rev 5	Core rev 4	Core rev 3	Core rev 2	Core rev 1	Core rev 0
	write								

month - year - quartus - core revision

– Example: 0x01076117 → 01.2007 Quartus 6.1 Core 1.7

© 2010 Ingenieurbüro Für Ic-Technologie Page 58

Base Address Offset FF8



Details DMA

the GMACII includes an internal DMA controller with special features:

alignment aware and byte exact the GMACII-DMA is able to copy an exact number of bytes from the source (byteaddress) to the destination (byteaddress), with this feature we get the high copy-performance of up to 4 Bytes/clk_cycle even when the databytes need to be shifted 1,2 or 3 bytes (limitation: we read some bytes more than we need)

checksum logic

all written bytes are going into the checksum-adder, so after each copying is done the checksum can be read, there is no overhead, when not used, the checksum-adder is cleared with each new copy request, the receive part and the transmit part have their own checksum registers.

pipelinesupport the GMACII-DMA has pipeline support on both ends, that means we can reach the maximum possible throughput

separate register for receiver and transmitter we have separate registers for the receiver part of the DMA (reading data from the receive-buffer, writing to the avalon-bus) and the transmitter part of the DMA (reading from the avalon-bus, writing to the transmitbuffer), this give better performance, and less overhead the receiver-DMA can only read the receive-buffer ! the transmit-DMA can only write the transmit-buffer !



Details transmitter

padding

starting with revision 1.7 the GMACII transmitter makes the padding to extend a frame that it meets the minimum framelength of 64 bytes (for older versions that was business of the software) example: the TCNT was set to 60 bytes, this tells the transmitter to send 60 bytes from the transmitbuffer, append the 4 bytes from the automatically generated CRC, and 64bytes are on the line

setting the TCNT to less than 60 Bytes, a frame with TCNT+ 4 Bytes was send !!, but that frame could be removed from a switch or a networkcard, because of violating the minimum length requirement

With the new feature the transmitter appends X"00" bytes up to byte 60, when the TCNT is shorter than 60, this behavior can not be switched off

- The transmit-buffer can be filled in any order with the exact bytes needed
- We have two possibilities to start the transmission
 - Wait until the IFI_GMACII_TCR_TRANS_MSK is 0, load the TCNT, start the transmission with setting IFI_GMACII_TCR_TRANS_MSK, the transmit-buffer is switched immediately and is sending, the next transmit-buffer can be loaded now
 - 2. Load the transmit-buffer, set the IFI_GMACII_TCR_PRETRANS_MSK, that is the prestart for the transmitter, then wait until this bit is cleared, the transmit starts at the earliest possible time (after the interframe gap) to send, and the buffer is switched, we can now load the next transmit frame, with this pre-start it is possible to reach the minimum interframe-gap of 12 bytes
 - mixing both versions to start transmission is not recommended



Filter Details MAC-ID

Filtering the MAC-ID, the MAC-IP and IP-Header is implemented to reduce the overhead in comparing the received frames for the cpu in embedded systems

MAC-ID filter:

Each device has to have it's own MAC-ID, which has to be loaded into the GMACII-core by software (MAC ID low - the last 32 bit and MAC ID high - the first 16 bit).

The MAC-ID filter decodes the first 6 bytes of each received frame (called Destination Address) and compares to that loaded value.

If all 48bit match, the received frame is accepted.

Additionally a Destination Address of "FF FF FF FF FF FF FF" is accepted as broadcast.

- MCMAC-ID filter for Multicast (Advanced Features ON):
 - For receiving multicast frames we have an additional filter set. This filter works:
 - In parallel to the MAC-ID filter, so we can receive both kinds of destination IDs
 - Or work as SRC Address filter when not used as Multicast
 - filtering the SRC address can increase the security level, example:
 - after a communication is set up, the local software can load the MCMAC-ID with the SRC address of the partner, and enable that filter, so only IP communication with that partner gets processed, other partners can not get through
- Additionally a Destination Address of "01 00 5E 0xxxxxx XX XX" is accepted as multicast-broadcast.
 - 01-00-5e-00-00-00 ... 01-00-5e-7f-ff-ff



Filter Details MAC-IP

MAC-IP filter:

Each device has to have it's own MAC-IP, which has to be loaded into the GMACII-core by software this IP can be fixed, or received from a DHCP-server depending on the systems structure. The MAC-IP filter decodes the Destination IP Address and compares to the loaded value. If all 32 bit match, the received frame is accepted. Additionally a Destination Address of "FF FF FF FF" is accepted as broadcast.

MCMAC-IP filter for Multicast (Advanced Features ON): For receiving multicast frames we have an additional filter set. This filter works in parallel to the MAC-IP filter, so we can receive both kinds of destination IPs

Additionally a Destination Address of "Exxxx.XX.XX.XX" is accepted as multicast-broadcast. 224.0.0.0 ... 239.255.255.255

Filter Details frame types and length

- We have a filter to detect the type of the frame
 - ARP
 - IP which is divided in
 - 1. ICMP internet control message protocol
 - 2. IGMP internet group management protocol
 - 3. UDP/IP user datagram protocol
 - 4. TCP/IP Transmission control protocol
- For IP we can test if the announced total length is matching the real frame length with revisions until 1.7 we did this length test also on ARP, this failed on some systems using a special driver from Intel, that driver did not extend a ARP frame to the minimum of 64 bytes on the wire, it extended to 108 bytes (or so), and the GMACII rejected that ARP
- All these filters can be combined or disabled, please see the ifi_gmac_regs.h for details, in the reference software you can find a subroutine which prints the actual setting



Summary for older GMACII revisions

 ARP request filter: Only valid ARP-requests are accepted (length and type)

ICMP request filter:

Only valid ICMP-requests (ping request) are accepted (length and type, echo request)

IP filter:

Only UDP/IP frames and TCP/IP frames are accepted, other types are discarded (length and type)

LEN filter:

To minimize the test-overhead for the cpu, the length of ARP-requests (fix), ICMP-requests and IP-frames is validated, this can not be switched off.

Frames can not use options in the protocols or other header types.

Example: an incorrect IP-frame tells a length of 100 byte but the real received frame has 1300 bytes, this frame is discarded by this filter.

CRC filter:

The crc filter is always running and accepts frames only, when the correct crc is found in the last 4 bytes of a frame. This filter can not be switched off.



Reference-software for NIOS II and IDE

project template in the IDE

IFI_hello_GMACII


Files

- ifi_hello_gmacii.h
 - Settings
- ifi_hello_gmacii.c
 - Example application
- ifi_phy_manager.c
 - Configuration and communication with the PHY Manager
- ifi_tftp_server.c
 - TFTP Server routine
- ifi_tftp_client.c
 - TFTP client routine
- ifi_udp_burst.c
 - UDP burst routine
- ifi_arp_reply.c
 - ARP reply routine
- ifi_arp_request.c
 - ARP request routine
- ifi_ping_reply.c
 - PING reply routine
- ifi_printfilter.c
 - Print the actual filter settings
- ifi_ip_copycheck.c
 - Example for checking the checksum, during DMA copy



Open ifi_hello_gmacii.h	G ifi_hello_gmacii.h 🗙	٦
	<pre>/* Default address for our IFI_GMACII core * MACADDR: 00:07:ed:a1:b2:c3 ALTERA:a1:b2:c3 * IP: 192.168.100.44 * Gateway: 10.0.0.255 * Subnet Mask: 255.255.255.0 */ // change the comment betwean the both defines #define ORGID //#define SWAPID</pre>	
Modify MAC ADDR	<pre>#ifdef ORGID #define MACADDRO 0 // default MACADDR #define MACADDR1 7</pre>	
	#define MACADDR2 Oxed #define MACADDR3 Oxa1 #define MACADDR4 Oxb2 #define MACADDR5 Oxc3	
Modify IP address	#define IPADDRO 192 // default IP address #define IPADDR1 168 #define IPADDR2 100	
	#define IPADDR3 44 #define GWADDRO 192 #define GWADDR1 168 #define GWADDR2 100	
	#define GWADDR2 100 #define GWADDR3 255 #define MSKADDR0 255	
	#define MSKADDR1 255 #define MSKADDR2 255 #define MSKADDR3 0	•

P. Riekert & F. Sprenger






Second set of MAC and IP address

Change the comments to use this

```
🧯 ifi_hello_gmacii.h 🗙
                                                                                                                           *
                                          /* SWAP THE IDs when using a seocnd ALTERA board */
                                                  MACADDR: 00:07:ed:a1:b2:c3 ALTERA:a1:b2:c4
                                          / *
                                           *
                                                        IP: 192.168.100.45
                                           */
                                          #ifdef SWAPID
                                                                   // default MACADDR
                                          #define MACADDRO O
                                          #define MACADDR1 7
                                          #define MACADDR2 Oxed
                                          #define MACADDR3 Oxa1
                                          #define MACADDR4 Oxb2
                                          #define MACADDR5 Oxc4
🖸 ifi hello am<u>acii.h 🗙</u>
                                          #define IPADDRO
                                                             192
                                                                   // default IP address
 /* destination MAC-ID and IP-address
                                          #define IPADDR1
                                                             168
   *
          MACADDR: 00:07:ed:a1:b2:c4
                                          #define IPADDR2
                                                             100
   *
               IP: 192.168.100.44
                                          #define IPADDR3
                                                             45
  */
 #define DMACADDRO O
                            // destinat
                                          #define GWADDRO
                                                             192
 #define DMACADDR1 07
                                          #define GWADDR1
                                                             168
 #define DMACADDR2 Oxed
                                          #define GWADDR2
                                                             100
 #define DMACADDR3 Oxa1
                                          #define GWADDR3
                                                             255
 #define DMACADDR4 Oxb2
 #define DMACADDR5 Oxc3
                                          #define MSKADDRO
                                                             255
                                          #define MSKADDR1
                                                             255
 #define DIPADDRO
                     192
                            // destinat
                                          #define MSKADDR2
                                                             255
 #define DIPADDR1
                     168
                                          #define MSKADDR3
                                                             0
 #define DIPADDR2
                     100
 #define DIPADDR3
                      44
                                           •
 #endif /* SWAPID */
```




Reference Software Flow






Timer controlled



P. Riekert & F. Sprenger

Hardware Trigger controlled





P. Riekert & F. Sprenger



Ethernet Background


- Protocol Stack Fundamentals

- what is theoretical possible

The layered model


Protocol stacks are made up of layers

OSI 7 layer model of a network is a common representation






The MAC Frame






Example: IP for TCP/IP or UDP/IP


Internet Protocol - IP







- Example: UDP for UDP/IP
 - User Datagramm Protocol UDP



You have to process all of your data to calculate the checksum



UDP – User Datagram Protocol

Simplest IP protocol for applications

Limited reliability

- No guarantee of delivery
- No Handshake
- No Timeout

Ports


Each application uses different port(s)

Checksums the data

Optional




- Example: TFTP for UDP/IP
 - Trivial File Transfer Protocol TFTP





- Example: TCP for TCP/IP
 - Transmission Control Protocol TCP



You have to process all of your data to calculate the checksum



TCP – Transmission Control Protocol

Reliable

- Guaranteed delivery using sequence numbers and acknowledgements
- Protocol has to exchange sequence numbers at startup
- Checksums the data

Flow control

- Stacks advertise their available buffer space
- Algorithms to minimise congestion

Also provides ports



Other protocols

DHCP - Dynamic Host Configuration Protocol

Automatically assign an IP Address

ARP – Address Resolution Protocol

Get the MAC address for a known IP Address

ICMP – Internet Control Message Protocol

- Echo Request / Echo Reply
- Used by Ping

IGMP – Internet Group Management Protocol

- Used to manage multicasting



What's theoretical possible

- 1000 Million Bit/s on the line
 - 119,2 MByte/s gross amount (1 MByte = 1048576 Byte)
 - without the minimum Interframe Gap (12 byte)
 - For a 1518 Byte Frame the rate drops to \rightarrow 118 MByte/s
 - without the Preamble, Address, Typ, CRC (another 26 byte)
 - For a 1518 Byte Frame the rate drops to \rightarrow 116 MByte/s
 - without the IP Header (20 byte)
 - For a 1518 Byte Frame the rate drops to \rightarrow 115 MByte/s
 - without the UDP Header (8 byte)
 - For a 1518 Byte Frame (1472 byte load)
 - the rate drops to \rightarrow 114 MByte/s UDP-Data
 - For a 64 Byte Frame (only 18 byte load)
 - − the rate is down to \rightarrow 25 MByte/s
- Frame size should be as large as possible \rightarrow
 - using jumboframes when appropriate (take care for switches ..)



What's theoretical possible

On PC-Side

- The networkcard
 - Datapath may be limited by PCI Bus (32 Bit 33 MHz → max 132 MByte/s)
 - Interruptfilter \rightarrow Latency
 - Depending from your OS switch it off or play with the settings
 - Checksum Offloading ...
 - Jumboframe support
- Harddrive performance
 - Try a ramdisc to see the possible datarates
- The OS may run into performance issues when the taskswitching rate gets to high



Revision History

Revisio n	Date	Description	Versioncode
1.0	Aug 2005	Initial release	0x07055010
1.1			
1.2	Nov 2005	Compatible to 5.0	
1.3	Feb 2006		
1.4	Feb 2006	Lost data when DMA fifo runs empty Issue with arp_request fixed	0x02065114
1.5	Apr 2006	Issue when writing to slow memory fixed	0x03065115
1.6	Aug 2006	Changes in frequeny detection (now we use RX_CLK) Compatible to 6.0	0x08066016
1.7	Jan 2007	Enhancements like jumboframes, filters Compatible to 6.1	0x01076117
9.0	Apr 2009	New PHY Interfaces, SDC generation, Compatible to 9.0	0x04099090



License Agreement

PLEASE CAREFULLY REVIEW THE FOLLOWING TERMS AND CONDITIONS BEFORE USING THE IFI IP-MODULE. BY USING THIS IFI IP-MODULE AND/OR PAYING A LICENSE FEE, YOU INDICATE YOUR ACCEPTANCE OF SUCH TERMS AND CONDITIONS, WHICH CONSTITUTE THE LICENSE AGREEMENT (the "AGREEMENT") BETWEEN YOU AND IFI. IN THE EVENT THAT YOU DO NOT AGREE WITH ANY OF THESE TERMS AND CONDITIONS, DO NOT USE THE IFI IP-MODULE AND PLEASE PROMPTLY DESTROY ANY COPIES YOU HAVE MADE.

DEFINITIONS:

"Party" means either IFI or YOU.

"Specification" means IFI's technical description for the IFI IP-MODULE covered by this Agreement to the extent such technical description relates to the operation, performance, and other material attributes of the IFI IP-MODULE.

1. License to the IFI IP-MODULE:

1.1 Subject to the terms and conditions of this Agreement (including but not limited to YOUR payment of the license fee set forth in Paragraph 4.0), IFI grants to YOU a single-user, non-transferable, non-exclusive, and (except as specified by IFI) perpetual license to use the IFI IP-MODULE as follows. YOU may:

(a) design with, parameterize, compile, and route the IFI IP-MODULE;

(b) program Altera Devices with the IFI IP-MODULE;

(c) use the IFI IP-MODULE on a single computer only; and

(d) except as otherwise provided in Paragraph 10.2, YOU may use, distribute, sell, and or otherwise market products containing Licensed Products to any third party in perpetuity. YOU may also sublicense YOUR right to use and distribute products containing Licensed Products as necessary to permit YOUR distributors to distribute and YOUR customers to use products containing Licensed Products. YOU are expressly prohibited from using the IFI IP-MODULE to design, develop or program Non-Altera Devices.

- 1.2 YOU may make only one copy of the IFI IP-MODULE for back-up purposes only. The IFI IP-MODULE may not be copied to, installed on or used with any other computer, or accessed or otherwise used over any network, without prior written approval from IFI.
- 1.3 Any copies of the IFI IP-MODULE made by or for YOU shall include all intellectual property notices, including copyright and proprietary rights notices, appearing on such IFI IP-MODULE. Any copy or portion of the IFI IP-MODULE, including any portion merged into a design and any design or product that incorporates any portion of the IFI IP-MODULE, will continue to be subject to the terms and conditions of this Agreement.
- 1.4 The source code of the IFI IP-MODULE, and algorithms, concepts, techniques, methods and processes embodied therein, constitute trade secrets and confidential and proprietary information of IFI and its licensors and LICENSEE shall not access or use such trade secrets and information in any manner, except to the extent expressly permitted herein. IFI and its licensors retain all rights with respect to the IFI IP-MODULE, including any copyright, patent, trade secret and other proprietary rights, not expressly granted herein.



2. License Restrictions:

YOU MAY NOT USE THE IFI IP-MODULE EXCEPT AS EXPRESSLY PROVIDED FOR IN THIS AGREEMENT OR SUBLICENSE OR TRANSFER THE IFI IP-MODULE OR RIGHTS WITH RESPECT THERETO. YOU MAY NOT DECOMPILE, DISASSEMBLE, OR OTHERWISE REVERSE ENGINEER THE IFI IP-MODULE OR ATTEMPT TO ACCESS OR DERIVE THE SOURCE CODE OF THE IFI IP-MODULE OR ANY ALGORITHMS, CONCEPTS, TECHNIQUES, METHODS OR PROCESSES EMBODIED THEREIN; PROVIDED, HOWEVER, THAT IF YOU ARE LOCATED IN A MEMBER NATION OF THE EUROPEAN UNION OR OTHER NATION THAT PERMITS LIMITED REVERSE ENGINEERING NOTWITHSTANDING A CONTRACTUAL PROHIBITION TO THE CONTRARY, YOU MAY PERFORM LIMITED REVERSE ENGINEERING, BUT ONLY AFTER GIVING NOTICE TO IFI AND ONLY TO THE EXTENT PERMITTED BY THE APPLICABLE LAW IMPLEMENTING THE EU SOFTWARE DIRECTIVE OR OTHER APPLICABLE LAW NOTWITHSTANDING A CONTRACTUAL PROHIBITION TO THE CONTRARY.

3. Term:

This Agreement is effective until terminated. YOU may terminate it at any time by destroying the IFI IP-MODULE together with all copies and portions thereof in any form (except as provided below). It will also terminate immediately if YOU breach any term of this Agreement and upon conditions set forth elsewhere in this Agreement. Upon any termination of this Agreement, YOU shall destroy the IFI IP-MODULE, including all copies and portions thereof in any form (whether or not merged into a design or Licensed Product), and YOUR license and rights under this Agreement shall terminate except that YOU and YOUR customers may continue to sell and use Licensed Products which have been developed in accordance with this Agreement and shipped prior to the termination. In no event may any portions of the IFI IP-MODULE be used in development after termination. In the event of termination for any reason, the rights, obligations, and restrictions under Paragraphs 2, 4, 9, and 10 shall survive termination of this Agreement.

4. Payment:

In consideration of the license granted by IFI under Paragraph 1.1 and other rights granted under this Agreement, YOU shall pay the license fee for the IFI IP-MODULE that has been specified by IFI. Such payment shall, as directed by IFI, be made directly to IFI.YOU shall pay all taxes and duties associated with this Agreement, other than taxes based on IFI's income.

5. Maintenance and Support:

IFI shall, but only until the date, in the format YYYY.MM, provided in the license file for a IFI IP-MODULE ("Maintenance Expiration Date"):

- 5.1 use commercially reasonable efforts to provide YOU with fixes to defects in the IFI IP-MODULE that cause the IFI IP-MODULE not to conform substantially to the Specifications and that are diagnosed as such and replicated by IFI;
- 5.2 provide YOU with fixes and other updates to the IFI IP-MODULE that IFI chooses to make generally available to its customers without a separate charge; and
- 5.3 respond by telephone or email to inquiries from YOU.

6. Limited Warranties and Remedies:

- 6.1 IFI represents and warrants that, until the Maintenance Expiration Date ("Warranty Period"), the IFI IP-MODULE will substantially conform to the Specifications. YOUR sole remedy, and IFI's sole obligation, for a breach of this warranty shall be (a) for IFI to use commercially reasonable efforts to remedy the nonconformance, or (b) if IFI is unable substantially to remedy the nonconformance, for YOU to receive a refund of license fees paid during the previous one (1) year for the defective IFI IP-MODULE. If YOU receive such a refund, YOU agree that YOUR license and rights under this Agreement for the defective IFI IP-MODULE shall immediately terminate and YOU agree to destroy the defective IFI IP-MODULE, including all copies thereof in any form and any portions thereof merged into a design or product, and to certify the same to IFI.
- 6.2 The foregoing warranties apply only to IFI IP-MODULEs delivered by IFI. The warranties are provided only to YOU, and may not be transferred or extended to any third party, and apply only during the Warranty Period for claims of breach reported (together with evidence thereof) during the Warranty Period. YOU shall provide IFI with such evidence of alleged non-conformities or defects as IFI may request, and IFI shall have no obligation to remedy any non-conformance or defect it cannot replicate. The warranties do not extend to any IFI IP-MODULE which have been modified by anyone other than IFI.



7. Representation:

Each party represents that it has the right to enter into this Agreement and to perform its obligations hereunder.

8. Indemnification:

- 8.1 Expressly subject to Section 9, IFI shall defend YOU against any proceeding brought by a third party to the extent based on a claim that the IFI IP-MODULE, as delivered by IFI and as used in accordance with this Agreement, infringes a third party's copyright, trade secret, patent, or any other intellectual property right ("IP right"), and pay any damages awarded in the proceeding as a result of the claim (or pay any amount agreed to by IFI as part of a settlement of the claim), provided that IFI shall have no liability hereunder unless YOU notify IFI promptly in writing of any such proceeding or claim, give IFI sole and complete authority to control the defense and settlement of the proceeding or claim, and provide IFI with any information, materials, and other assistance requested by IFI.
- 8.2 In the event of any such claim or proceeding or threat thereof, IFI may (and, in the event any such claim or proceeding results in the issuance of an injunction by a court of competent jurisdiction prohibiting YOU from using the IFI IP-MODULE, IFI shall), at its option and expense and subject to the limitations of Paragraph 9, seek a license to permit the continued use of the affected IFI IP-MODULE or use commercially reasonable efforts to replace or modify the IFI IP-MODULE so that the replacement or modified version is non-infringing or has a reduced likelihood of infringement, provided that the replacement or modified version has functionality comparable to that of the original. If IFI is unable reasonably to obtain such license or provide such replacement or modification, IFI may terminate YOUR license and rights with respect to the affected IFI IP-MODULE, in which event YOU shall return to IFI the affected IFI IP-MODULE, including all copies and portions thereof in any form (including any portions thereof merged into a design or product), and certify the same to IFI, and IFI shall refund the license fee paid by YOU for the affected IFI IP-MODULE.
- 8.3 IFI shall have no liability or obligation to YOU hereunder for any infringement or claim based on or resulting from (a) the combination or use of the IFI IP-MODULE with other products or components; (b) modification of the IFI IP-MODULE by anyone other than IFI, (c) the use of other than the most recent version of the IFI IP-MODULE if the infringement or claim would have been avoided (or the likelihood thereof reduced) by use of the most recent version; (d) requirements specified by YOU; (e) use of the IFI IP-MODULE in any way not contemplated under this Agreement; or (f) any use of the IFI IP-MODULE, to the extent that IFI has indicated in the applicable Specification that third-party licenses 8.3a may be required to use such IFI IP-MODULE if LICENSEE has not obtained the necessary third-party licenses.
- 8.4 The provisions of this Paragraph 8 state the entire liability and obligations of IFI, and YOUR sole and exclusive rights and remedies, with respect to any proceeding or claim relating to infringement of copyright, trade secret, patent, or any other intellectual property right.

LIMITATIONS OF LIABILITY

- 9.1 In no event shall the aggregate liability of IFI relating to this Agreement or the subject matter hereof under any legal theory (whether in tort, contract or otherwise), including any liability under Paragraph 8 or for any loss or damages directly or indirectly suffered by YOU relating to the IFI IP-MODULE, exceed the aggregate amount of the license fees paid by YOU in the previous one (1) year under this Agreement.
- 9.2 IN NO EVENT SHALL IFI BE LIABLE UNDER ANY LEGAL THEORY, WHETHER IN TORT, CONTRACT OR OTHERWISE (a) FOR ANY LOST PROFITS, LOST REVENUE OR LOST BUSINESS, (b) FOR ANY LOSS OF OR DAMAGES TO OTHER SOFTWARE OR DATA, OR (c) FOR ANY INCIDENTAL, INDIRECT, CONSEQUENTIAL OR SPECIAL DAMAGES RELATING TO THIS AGREEMENT OR THE SUBJECT MATTER HEREOF, INCLUDING BUT NOT LIMITED TO THE DELIVERY, USE, SUPPORT, OPERATION OR FAILURE OF THE MEGACORE LOGIC IFI IP-MODULE, EVEN IF IFI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH LIABILITY.



10. General:

- 10.1 YOU may not sublicense, assign, or transfer this license, or disclose any trade secrets embodied in the IFI IP-MODULE, except as expressly provided in this Agreement. Any attempt to sublicense, assign, or otherwise transfer without prior written approval of the other party any of the rights, duties, or obligations hereunder is void.
- 10.2 This Agreement is entered into for the benefit of IFI and its licensors and all rights granted to YOU and all obligations owed to IFI shall be enforceable by IFI.
- 10.3 If YOU have any questions concerning this Agreement, including software maintenance or warranty service, YOU should contact IFI Ing.Büro Für Ic-Technologie, P. Riekert & F. Sprenger, Kleiner Weg 3, 97877 Wertheim, Germany.
- 10.4 YOU agree that the validity and construction of this Agreement, and performance hereunder, shall be governed by the laws of german jurisdictions, without reference to conflicts of laws principles. YOU agree to submit to the exclusive jurisdiction of the courts in Germany, for the resolution of any dispute or claim arising out of or relating to this Agreement. The Parties hereby agree that the Party who does not prevail with respect to any dispute, claim, or controversy relating to this Agreement shall pay the costs actually incurred by the prevailing Party, including any attorneys' fees.
- 10.5 In the event that any provision of this Agreement is held by a court of competent jurisdiction to be legally ineffective or unenforceable, such provision shall be reformed only to the extent necessary to make it enforceable and the validity of the remaining provisions shall not be affected.
- 10.6 The article headings throughout this Agreement are for reference purposes only and the words contained therein shall not be construed as a substantial part of this Agreement and shall in no way be held to explain, modify, amplify, or aid in the interpretation, construction or meaning of the provisions of this Agreement.
- 10.7 BY USING THE IFI IP-MODULE, YOU AND IFI ACKNOWLEDGE THAT YOU AND IFI HAVE READ THIS AGREEMENT, UNDERSTAND IT, AND AGREE TO BE BOUND BY ITS TERMS AND CONDITIONS. YOU AND IFI FURTHER AGREE THAT IT IS THE COMPLETE AND EXCLUSIVE STATEMENT OF THE AGREEMENT BETWEEN YOU AND IFI, WHICH SUPERSEDES ANY PROPOSAL OR PRIOR AGREEMENT, ORAL OR WRITTEN, AND ANY OTHER COMMUNICATIONS BETWEEN YOU AND IFI RELATING TO THE SUBJECT MATTER OF THIS AGREEMENT, UNLESS YOU HAVE A SEPARATE LICENSE SIGNED BY AN AUTHORIZED IFI REPRESENTATIVE.

IFI Products and Services



- Dedicated to Altera since 1985IPs
 - GMACII
 - CAN2.0B
 - USB
 - MediaLB
 - IEEE 1588

Training Classes

- IFI QUARTUS
- IFI ALTERA Expert
- IFI VHDL
- IFI Nios®II
- Design services for all ALTERA devices
- Consulting

NGENIEURBÜRO FÜR C-TECHNOLOGIE

Peter Riekert & Franz Sprenger Kleiner Weg 3 97877 Wertheim Germany Tel.: (+49)9342 / 9608-0 Fax: (+49)9342 / 5381 eMail: ifi @ ifi-pld.de http://www.ifi-pld.de

